About
Technology
Issues
FAQ
Links
Official Page
A variable period clock synthesis (VPCS) architecture for next-generation power-aware SoC applications
site/software ©
exaly
; All materials licenced under
CC by-SA
.