Logic synthesis for asynchronous circuits based on Petri net unfoldings and incremental SAT
Distribution of the number of citations over years.