Leakage Models for High-Level Power Estimation

IEEE Transactions on Computer-Aided Design of Integrated Cir 37, 1627-1639 DOI: 10.1109/tcad.2017.2760519

Citation Report

#	ARTICLE	IF	CITATIONS
1	Behavioral-level thermal- and aging-estimation flow. , 2011, , .		6
2	NeuPow. , 2019, , .		4
3	Model-based optimization of the energy efficiency of multi-threaded applications. Sustainable Computing: Informatics and Systems, 2019, 22, 44-61.	2.2	3
4	An Efficient Gradient Boosting Approach for PVT Aware Estimation of Leakage Power and Propagation Delay in CMOS/FinFET Digital Cells. , 2020, , .		8
5	RTL to Transistor Level Power Modeling and Estimation Techniques for FPGA and ASIC: A Survey. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 479-493.	2.7	25
6	Balancing the Leakage Currents in Nanometer CMOS Logic—A Challenging Goal. Applied Sciences (Switzerland), 2021, 11, 7143.	2.5	1
7	NeuPow. ACM Transactions on Design Automation of Electronic Systems, 2020, 25, 1-29.	2.6	6
8	Analysis of NBTI Effects on High Frequency Digital Circuits. , 2016, , .		4
9	Strategies for constructing mathematical models of nonlinear systems based on multiple linear regression models. Applied Mathematics and Nonlinear Sciences, 2024, 9, .	1.6	0
10	A Dynamic Export Product Sales Forecasting Model Based on Controllable Relevance Big Data for Cross-Border E-Commerce. Applied Mathematics and Nonlinear Sciences, 2024, 9, .	1.6	0

ATION REDO