

# Low-power low-voltage 4-2 compressors for VLSI applications

DOI: [10.1109/lpd.1999.750407](https://doi.org/10.1109/lpd.1999.750407)

Citation Report

#	ARTICLE	IF	CITATIONS
1	Low power CMOS pass logic 4-2 compressor for high-speed multiplication. , 0, , .		45
2	Ultra low voltage, low power 4-2 compressor for high speed multiplications. , 0, , .		12
3	On the use of 4:2 compressors for partial product reduction. , 0, , .		7
4	Ultra Low-Voltage Low-Power CMOS 4-2 and 5-2 Compressors for Fast Arithmetic Circuits. IEEE Transactions on Circuits and Systems Part 1: Regular Papers, 2004, 51, 1985-1997.	0.1	296
5	Power and Delay Analysis of 4:2 Compressor Cells. , 0, , .		5
6	Design methodologies for high-performance noise-tolerant XOR-XNOR circuits. IEEE Transactions on Circuits and Systems Part 1: Regular Papers, 2006, 53, 867-878.	0.1	64
7	High-Speed Arithmetic Algorithms for Multiple-valued Logics in Mixed-Mode. , 0, , .		1
8	Enhancement of hardware modular multiplier radix-4 algorithm for fast RSA cryptosystem. , 2013, , .		0
9	The optimization of parallel multiplication. IFAC Postprint Volumes IPPV / International Federation of Automatic Control, 2013, 46, 187-191.	0.4	2
10	A novel fast glitchless 4-2 compressor with a new structure. , 2014, , .		9
11	4-2 Compressor Design with New XOR-XNOR Module. , 2014, , .		12
12	High-performance CMOS (4:2) compressors. International Journal of Electronics, 2014, 101, 1511-1525.	0.9	21
13	Design and Analysis of Approximate Compressors for Multiplication. IEEE Transactions on Computers, 2015, 64, 984-994.	2.4	415
14	Compressor based 8 $\times$ 8 BIT vedic multiplier using reversible logic. , 2016, , .		4
15	A New High-Speed Multiplier Based on Carry-Look-Ahead Adder and Compressor. Lecture Notes in Electrical Engineering, 2018, , 69-78.	0.3	5
16	FPGA Implementation of Power Efficient Approximate Multipliers. , 2018, , .		10
17	Design of an Area-Efficient FinFET-Based Approximate Multiplier in 32-nm Technology for Low-Power Application. Advances in Intelligent Systems and Computing, 2019, , 505-513.	0.5	6
18	A High speed Area Efficient Compression technique of Dadda multiplier for Image Blending Application. , 2019, , .		3

#	ARTICLE	IF	CITATIONS
19	Low-Power High-Speed Hybrid Multiplier Architectures for Image Processing Applications. Lecture Notes in Computational Vision and Biomechanics, 2019, , 539-550.	0.5	0
20	A Review of 4-2 Compressors: Based on Accuracy and Performance Analysis. Advances in Intelligent Systems and Computing, 2021, , 569-578.	0.5	1
21	Design of imprecise 4:2 compressors for image processing. AIP Conference Proceedings, 2023, , .	0.3	0