

# Low-voltage adders for power-efficient arithmetic circuits

Microelectronics Journal

30, 1241-1247

DOI: [10.1016/s0026-2692\(99\)00048-8](https://doi.org/10.1016/s0026-2692(99)00048-8)

Citation Report

#	ARTICLE	IF	CITATIONS
1	Novel design and verification of a 16 x 16-b self-repairable reconfigurable inner product processor. , 2002, , .		5
2	Physical implementation and test of energy recovery circuit. , 2003, , .		0
3	Ternary BiCMOS circuit structure and its design at switch level. , 2003, , .		0
4	A novel adder cell for ultra low voltage, ultra low power networks in nanoscale VLSI circuits. IEICE Electronics Express, 2011, 8, 478-483.	0.8	4
5	A mutated additionâ€“subtraction unit to reduce the complexity of FFT. Applied Nanoscience (Switzerland), 2023, 13, 2935-2944.	3.1	2
6	Power and Area Efficient Multi-operand Binary Tree Adder. , 2022, , .		0