

Low-voltage power-efficient BiDPL adder for VLSI appl

Microelectronics Journal

30, 193-197

DOI: [10.1016/s0026-2692\(98\)00107-4](https://doi.org/10.1016/s0026-2692(98)00107-4)

Citation Report

#	ARTICLE	IF	CITATIONS
1	Low-voltage adders for power-efficient arithmetic circuits. Microelectronics Journal, 1999, 30, 1241-1247.	1.1	6
2	Addition and multiplication scheme for energy-efficient DSP component. , 0, , .		2