

Optimizing stack frame accesses for processors with re

Software - Practice and Experience

22, 101-110

DOI: [10.1002/spe.4380220202](https://doi.org/10.1002/spe.4380220202)

Citation Report

#	ARTICLE	IF	CITATIONS
1	Storage assignment to decrease code size. , 1995, , .		98
2	Algorithms for address assignment in DSP code generation. , 0, , .		61
3	Storage assignment to decrease code size. ACM Transactions on Programming Languages and Systems, 1996, 18, 235-253.	2.1	85
4	Code generation for core processors. , 1997, , .		5
5	Analysis and evaluation of address arithmetic capabilities in custom DSP architectures. , 1997, , .		54
6	Code Generation For Core Processors. , 0, , .		2
7	Optimal DSP memory layout generation as a quadratic assignment problem. , 0, , .		29
8	Constructing memory layouts for address generation units supporting offset 2 access. , 0, , .		17
9	Embedded software in real-time signal processing systems: design technologies. Proceedings of the IEEE, 1997, 85, 436-454.	21.3	57
10	Fixed-point C compiler for TMS320C50 digital signal processor. , 0, , .		5
11	Retargetable Code Generation Based on Structural Processor Description. Design Automation for Embedded Systems, 1998, 3, 75-108.	1.0	92
12	Optimized array index computation in DSP programs. , 0, , .		29
13	DSP data memory layouts optimized for intermediate address pointer updates. , 0, , .		2
14	A uniform optimization technique for offset assignment problems. , 0, , .		25
15	Minimization of data address computation overhead in DSP programs. , 0, , .		5
16	Storage assignment optimizations to generate compact and efficient code on embedded DSPs. , 1999, , .		54
17	Minimizing cost of local variables access for DSP-processors. , 1999, , .		12
18	Array index allocation under register constraints in DSP programs. , 1999, , .		7

#	ARTICLE	IF	CITATIONS
19	Compilation techniques for parallel systems. Parallel Computing, 1999, 25, 1741-1783.	2.1	28
20	Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures. Design Automation for Embedded Systems, 1999, 4, 5-22.	1.0	3
21	Minimization of Data Address Computation Overhead in DSP Programs. Design Automation for Embedded Systems, 1999, 4, 167-185.	1.0	11
22	Storage assignment optimizations to generate compact and efficient code on embedded DSPs. ACM SIGPLAN Notices, 1999, 34, 128-138.	0.2	9
23	Minimizing cost of local variables access for DSP-processors. ACM SIGPLAN Notices, 1999, 34, 20-27.	0.2	8
24	Software synthesis and code generation for signal processing systems. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2000, 47, 849-875.	2.2	50
25	C compiler design for a network processor. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001, 20, 1302-1308.	2.7	24
26	C Compiler Design for an Industrial Network Processor. ACM SIGPLAN Notices, 2001, 36, 155-164.	0.2	14
27	Scheduling-based code size reduction in processors with indirect addressing mode. , 2001, , .		11
29	C Compiler Design for an Industrial Network Processor. , 2001, , .		22
30	Address assignment combined with scheduling in DSP code generation. , 2002, , .		4
31	Global array reference allocation. ACM Transactions on Design Automation of Electronic Systems, 2002, 7, 336-357.	2.6	3
32	Address assignment combined with scheduling in DSP code generation. Proceedings - Design Automation Conference, 2002, , .	0.0	22
33	On data address computation for embedded DSP systems. , 0, , .		0
34	Address code optimization using code scheduling for digital signal processors. , 0, , .		0
35	Address register allocation for arrays in loops of embedded programs. Microelectronics Journal, 2003, 34, 1009-1018.	2.0	1
36	Memory system optimization of embedded software. Proceedings of the IEEE, 2003, 91, 165-182.	21.3	37
37	Address assignment in dsp code generation-an integrated approach. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22, 976-984.	2.7	6

#	ARTICLE	IF	CITATIONS
38	Compiler Backend Optimizations for Network Processors with Bit Packet Addressing. , 2003, , 91-115.		0
39	Storage assignment optimizations through variable coalescence for embedded processors. , 2003, , .		21
40	Address code generation for DSP instruction-set architectures. ACM Transactions on Design Automation of Electronic Systems, 2003, 8, 384-395.	2.6	5
41	Simple offset assignment in presence of subword data. , 2003, , .		11
42	Efficient spill code for SDRAM. , 2003, , .		7
43	Storage assignment optimizations through variable coalescence for embedded processors. ACM SIGPLAN Notices, 2003, 38, 220-231.	0.2	10
44	Unified Instruction Reordering and Algebraic Transformations for Minimum Cost Offset Assignment. Lecture Notes in Computer Science, 2003, , 270-284.	1.3	1
45	Improving Offset Assignment through Simultaneous Variable Coalescing. Lecture Notes in Computer Science, 2003, , 285-297.	1.3	9
46	DSP address optimization using evolutionary algorithms. , 2005, , .		5
47	Address code generation utilizing memory sharing in DSP processors. , 2005, , .		0
48	Optimizing DSP Scheduling Via Address Assignment with Array and Loop Transformation. , 0, , .		0
49	Optimizing Address Code Generation for Array-Intensive DSP Applications. , 0, , .		12
50	An ILP based approach to address code generation for digital signal processors. , 2006, , .		7
51	Offset assignment using simultaneous variable coalescing. Transactions on Embedded Computing Systems, 2006, 5, 864-883.	2.9	15
52	Reducing code size through address register assignment. Transactions on Embedded Computing Systems, 2006, 5, 225-258.	2.9	6
53	Optimizing Address Assignment and Scheduling for DSPs With Multiple Functional Units. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2006, 53, 976-980.	2.2	7
54	Address Code Optimization Exploiting Code Scheduling in DSP Applications. , 2007, , .		0
55	Allocating architected registers through differential encoding. ACM Transactions on Programming Languages and Systems, 2007, 29, 9.	2.1	1

#	ARTICLE	IF	CITATIONS
56	Code Size Optimization for Embedded Processors using Commutative Transformations. Gifted and Talented International, 2007, , .	0.8	1
57	Efficient embedded code generation with multiple load/store instructions. Software - Practice and Experience, 2007, 37, 1133-1159.	3.6	0
58	Storage optimization through code size reduction for digital signal processors. , 2008, , .		1
59	Optimal address register allocation for arrays in DSP applications. , 2008, , .		0
60	Optimized address assignment with array and loop transformations for minimizing schedule length. IEEE Transactions on Circuits and Systems I: Regular Papers, 2008, 55, 379-389.	5.4	9
61	An efficient code update scheme for DSP applications in mobile embedded systems. ACM SIGPLAN Notices, 2010, 45, 105-114.	0.2	0
62	Embedded compiler optimization for communication applications. , 2010, , .		0
63	A dynamic heuristic algorithm for offset assignment. , 2010, , .		1
64	An efficient code update scheme for DSP applications in mobile embedded systems. , 2010, , .		3
65	An optimization framework for embedded processors with auto-addressing mode. ACM Transactions on Programming Languages and Systems, 2010, 32, 1-41.	2.1	0
66	Compact code generation for embedded applications on digital signal processors. , 2011, , .		0
67	Evaluating address register assignment and offset assignment algorithms. Transactions on Embedded Computing Systems, 2011, 10, 1-22.	2.9	2
68	An ILP solution to address code generation for embedded applications on digital signal processors. ACM Transactions on Design Automation of Electronic Systems, 2012, 17, 1-23.	2.6	2
69	Storage Optimization through Offset Assignment with Variable Coalescing. Transactions on Embedded Computing Systems, 2012, 11S, 1-23.	2.9	0
70	On Heuristic Solutions to the Simple Offset Assignment Problem in Address-Code Optimization. Transactions on Embedded Computing Systems, 2012, 11, 1-17.	2.9	0
71	Minimizing address arithmetic instructions in embedded applications on DSPs. Computers and Electrical Engineering, 2012, 38, 1550-1563.	4.8	3
72	An Adjustable Heuristic for Offset Assignment Problems in Embedded System Design. , 2012, , .		0
73	Solving the simple offset assignment problem as a traveling salesman. , 2013, , .		4

#	ARTICLE	IF	CITATIONS
74	Optimal general offset assignment. , 2014, , .		1
75	Global optimization of operand transfer fusion in heterogeneous computing. , 2019, , .		0
76	Address Register Assignment for Reducing Code Size. Lecture Notes in Computer Science, 2003, , 273-289.	1.3	3
77	Offset Assignment Showdown: Evaluation of DSP Address Code Optimization Algorithms. Lecture Notes in Computer Science, 2003, , 290-302.	1.3	21
78	Improving Offset Assignment for Embedded Processors. Lecture Notes in Computer Science, 2001, , 158-172.	1.3	18
79	Using Multiple Memory Access Instructions for Reducing Code Size. Lecture Notes in Computer Science, 2004, , 265-280.	1.3	3
81	Memory Offset Assignment for DSPs. Lecture Notes in Computer Science, 2007, , 80-87.	1.3	2
82	Code Generation and Optimization Techniques for Embedded Digital Signal Processors. , 1996, , 165-186.		57
83	Power-efficient prefetching via bit-differential offset assignment on embedded processors. , 2004, , .		4
84	Power-efficient prefetching via bit-differential offset assignment on embedded processors. ACM SIGPLAN Notices, 2004, 39, 67-77.	0.2	1
88	Array Reference Allocation Using SSA-Form and Live Range Growth. Lecture Notes in Computer Science, 2001, , 48-62.	1.3	4
89	Embedded Software in Real-Time Signal Processing Systems: Design Technologiesâ€fâ€fManuscript received February 1, 1996; revised December 2, 1996. Publisher Item Identifier S 0018-9219(97)02051-3.. , 2002, , 433-451.		0
90	Genetic Algorithm Based DSP Code Optimization. Genetic Algorithms and Evolutionary Computation, 2003, , 35-62.	0.3	0
91	Exploiting Parallelism in Memory Operations for Code Optimization. Lecture Notes in Computer Science, 2005, , 132-148.	1.3	0
93	A Retargetable Very Long Instruction Word Compiler Framework for Digital Signal Processors. , 2007, , 18-1-18-28.		0
94	A new heuristic for SOA problem based on effective tie break function. , 2008, , .		1
95	Efficient Utilization of Burst Data Transfers of DMA. IEMEK Journal of Embedded Systems and Applications, 2013, 8, 255-264.	0.0	0
96	Storage assignment using expression tree transformations to generate compact and efficient DSP code. Computer Architecture News, 1999, 27, 39-42.	2.5	16

#	ARTICLE	IF	CITATIONS
---	---------	----	-----------