

Optimization of Area and Wirelength Using Hybrid BPS Placement for IC Design

Studies in Computational Intelligence
, 121-130

DOI: [10.1007/978-3-031-43009-1_11](https://doi.org/10.1007/978-3-031-43009-1_11)

Citation Report

#	ARTICLE	IF	CITATIONS
---	---------	----	-----------