

8192-bit block addressable CCD memory

IEEE Journal of Solid-State Circuits

10, 273-280

DOI: [10.1109/jssc.1975.1050611](https://doi.org/10.1109/jssc.1975.1050611)

Citation Report

#	ARTICLE	IF	CITATIONS
1	A 10 MHz 16K CCD condensed SPS memory requiring only two clocks. , 1975, , .		0
2	A 16384-bit high-density CCD memory. IEEE Journal of Solid-State Circuits, 1976, 11, 33-40.	5.4	12
3	A 16 384-bit dynamic RAM. IEEE Journal of Solid-State Circuits, 1976, 11, 570-574.	5.4	29
4	A 16 384-bit high-density CCD memory. IEEE Transactions on Electron Devices, 1976, 23, 101-108.	3.0	3
5	Charge-Coupled Devices. , 1976, , 676-694.		0
6	Synchronization in VLSI. , 2023, , 101-147.		0