

Kiryong Kim

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/9596026/publications.pdf>

Version: 2024-02-01

12
papers

79
citations

1684188

5
h-index

1474206

9
g-index

12
all docs

12
docs citations

12
times ranked

81
citing authors

#	ARTICLE	IF	CITATIONS
1	Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 1342-1350.	3.1	17
2	0.293-mm ² Fast Transient Response Hysteretic Quasi-DC-DC Converter With Area-Efficient Time-Domain-Based Controller in 0.35- μ m CMOS. IEEE Journal of Solid-State Circuits, 2018, 53, 1844-1855.	5.4	17
3	Thermal and solar energy harvesting boost converter with time-multiplexing MPPT algorithm. IEICE Electronics Express, 2016, 13, 20160287-20160287.	0.8	9
4	Transient Cell Supply Voltage Collapse Write Assist Using Charge Redistribution. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 63, 964-968.	3.0	9
5	Area- and Energy-Efficient STDP Learning Algorithm for Spiking Neural Network SoC. IEEE Access, 2020, 8, 216922-216932.	4.2	8
6	A 6.9- μ m ² 3.26-ns 31.25-fj Robust Level Shifter With Wide Voltage and Frequency Ranges. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68, 1433-1437.	3.0	6
7	SRAM Write- and Performance-Assist Cells for Reducing Interconnect Resistance Effects Increased With Technology Scaling. IEEE Journal of Solid-State Circuits, 2022, 57, 1039-1048.	5.4	5
8	A 0.166 pJ/b/pF, 3.5- μ s 5 Gb/s TSV I/O Interface With V_{OH} Drift Control. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68, 1822-1826.	3.0	3
9	Triplet-based Spike Timing Dependent Plasticity Circuit Design for three-terminal Spintronic Synapse. , 2018, , .		2
10	A 5 Gb/s Time-Interleaved Voltage-Mode Duobinary Encoding Scheme for 3-D-Stacked IC. IEEE Journal of Solid-State Circuits, 2022, 57, 1913-1923.	5.4	2
11	SRAM Write Assist Circuit Using Cell Supply Voltage Self-Collapse With Bitline Charge Sharing for Near-Threshold Operation. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69, 1567-1571.	3.0	1
12	Bitline Charge Sharing Suppressed Bitline and Cell Supply Collapse Assists for Energy-efficient 6T SRAM. IEEE Access, 2021, , 1-1.	4.2	0