

# Wenjian Yu

## List of Publications by Citations

**Source:** <https://exaly.com/author-pdf/9525899/wenjian-yu-publications-by-citations.pdf>

**Version:** 2024-04-29

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

102  
papers

1,433  
citations

18  
h-index

35  
g-index

145  
ext. papers

1,756  
ext. citations

2.4  
avg, IF

4.58  
L-index

#	Paper	IF	Citations
102	Stretchable and highly sensitive graphene-on-polymer strain sensors. <i>Scientific Reports</i> , <b>2012</b> , 2, 870	4.9	450
101	Ultra-sensitive graphene strain sensor for sound signal acquisition and recognition. <i>Nano Research</i> , <b>2015</b> , 8, 1627-1636	10	112
100	RWCap: A Floating Random Walk Solver for 3-D Capacitance Extraction of Very-Large-Scale Integration Interconnects. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2013</b> , 32, 353-366	2.5	62
99	Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain. <i>IEEE Transactions on Microwave Theory and Techniques</i> , <b>2004</b> , 52, 560-566	4.1	41
98	Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM. <i>IEEE Transactions on Microwave Theory and Techniques</i> , <b>2003</b> , 51, 109-119	4.1	36
97	Efficient Space Management Techniques for Large-Scale Interconnect Capacitance Extraction With Floating Random Walks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2013</b> , 32, 1633-1637	2.5	30
96	Demand-Side Management of Domestic Electric Water Heaters Using Approximate Dynamic Programming. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2017</b> , 36, 775-788	2.5	29
95	Efficient 3-D extraction of interconnect capacitance considering floating metal fills with boundary element method. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2006</b> , 25, 12-18	2.5	29
94	Hierarchical block boundary-element method (HBBEM): a fast field solver for 3-D capacitance extraction. <i>IEEE Transactions on Microwave Theory and Techniques</i> , <b>2004</b> , 52, 10-19	4.1	26
93	Efficient statistical capacitance extraction of nanometer interconnects considering the on-chip line edge roughness. <i>Microelectronics Reliability</i> , <b>2012</b> , 52, 704-710	1.2	24
92	GPU-friendly floating random walk algorithm for capacitance extraction of VLSI interconnects <b>2013</b> ,		24
91	Efficient Thermal via Planning Approach and Its Application in 3-D Floorplanning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2007</b> , 26, 645-658	2.5	24
90	Advanced Field-Solver Techniques for RC Extraction of Integrated Circuits <b>2014</b> ,		23
89	Efficient Randomized Algorithms for the Fixed-Precision Low-Rank Matrix Approximation. <i>SIAM Journal on Matrix Analysis and Applications</i> , <b>2018</b> , 39, 1339-1359	1.5	22
88	Efficient and accurate eye diagram prediction for high speed signaling <b>2008</b> ,		21
87	Preconditioned multi-zone boundary element analysis for fast 3D electric simulation. <i>Engineering Analysis With Boundary Elements</i> , <b>2004</b> , 28, 1035-1044	2.6	20
86	Efficient techniques for the capacitance extraction of chip-scale VLSI interconnects using floating random walk algorithm <b>2014</b> ,		19

85	Variational capacitance extraction of on-chip interconnects based on continuous surface model <b>2009,</b>		18
84	Variational Capacitance Extraction and Modeling Based on Orthogonal Polynomial Method. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 1556-1566	2.6	17
83	Fast Random Walk Based Capacitance Extraction for the 3-D IC Structures With Cylindrical Inter-Tier-Vias. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2015</b> , 34, 1977-1990	2.5	16
82	Efficient Extraction of Frequency-Dependent Substrate Parasitics Using Direct Boundary Element Method. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2008</b> , 27, 1508-1513	2.5	16
81	Efficient Direct Boundary Element Method for Resistance Extraction of Substrate With Arbitrary Doping Profile. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2006</b> , 25, 3035-3042	2.5	16
80	Computing Low-Rank Approximations of Large-Scale Matrices with the Tensor Network Randomized SVD. <i>SIAM Journal on Matrix Analysis and Applications</i> , <b>2018</b> , 39, 1221-1244	1.5	15
79	The 2-D boundary element techniques for capacitance extraction of nanometer VLSI interconnects. <i>International Journal of Numerical Modelling: Electronic Networks, Devices and Fields</i> , <b>2014</b> , 27, 656-668	1	12
78	Parallel statistical capacitance extraction of on-chip interconnects with an improved geometric variation model <b>2011,</b>		12
77	An Efficient Method for Chip-Level Statistical Capacitance Extraction Considering Process Variations with Spatial Correlation <b>2008,</b>		12
76	A new boundary element method for accurate modeling of lossy substrates with arbitrary doping profiles <b>2006,</b>		12
75	Simulation Algorithms With Exponential Integration for Time-Domain Analysis of Large-Scale Power Delivery Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 1681-1694	2.5	11
74	Reliability aware through silicon via planning for 3D stacked ICs <b>2009,</b>		11
73	Accurate Eye Diagram Prediction Based on Step Response and Its Application to Low-Power Equalizer Design. <i>IEICE Transactions on Electronics</i> , <b>2009</b> , E92-C, 444-452	0.4	11
72	Efficient 3-d capacitance extraction considering lossy substrate with multilayered green's function. <i>IEEE Transactions on Microwave Theory and Techniques</i> , <b>2006</b> , 54, 2128-2137	4.1	11
71	An Incremental Boundary Element Method for the Variation-Aware Library-Building Procedure of Capacitance Extraction <b>2006,</b>		11
70	A fast quasi-multiple medium method for 3-D bem calculation of parasitic capacitance. <i>Computers and Mathematics With Applications</i> , <b>2003</b> , 45, 1883-1894	2.7	11
69	Parallel Thermal Analysis of 3-D Integrated Circuits With Liquid Cooling on CPU-GPU Platforms. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 575-579	2.6	10
68	Fast and Accurate Tensor Completion With Total Variation Regularized Tensor Trains. <i>IEEE Transactions on Image Processing</i> , <b>2020</b> , 29, 6918-6931	8.7	10

67	Fast 3-D Thermal Simulation for Integrated Circuits With Domain Decomposition Method. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2013</b> , 32, 2014-2018	2.5	10
66	Accelerated floating random walk algorithm for the electrostatic computation with 3-D rectilinear-shaped conductors. <i>Simulation Modelling Practice and Theory</i> , <b>2013</b> , 34, 20-36	3.9	9
65	Efficient floating random walk algorithm for interconnect capacitance extraction considering multiple dielectrics <b>2011</b> ,		9
64	Single-Pass PCA of Large High-Dimensional Data <b>2017</b> ,		9
63	Floating Random Walk-Based Capacitance Extraction for General Non-Manhattan Conductor Structures. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2017</b> , 36, 120-133	2.5	8
62	Variational capacitance modeling using orthogonal polynomial method <b>2008</b> ,		8
61	A Parallel Random Walk Solver for the Capacitance Calculation Problem in Touchscreen Design <b>2016</b> ,		8
60	Floating Random Walk-Based Capacitance Simulation Considering General Floating Metals. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 1711-1715	2.5	7
59	Fast floating random walk algorithm for multi-dielectric capacitance extraction with numerical characterization of Green's functions <b>2012</b> ,		7
58	An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation <b>2008</b> ,		7
57	Faster Matrix Completion Using Randomized SVD <b>2018</b> ,		7
56	Improved pre-characterization method for the random walk based capacitance extraction of multi-dielectric VLSI interconnects. <i>International Journal of Numerical Modelling: Electronic Networks, Devices and Fields</i> , <b>2016</b> , 29, 21-34	1	6
55	Low Power Passive Equalizer Design for Computer Memory Links <b>2008</b> ,		6
54	Low power passive equalizer optimization using tritonic step response <b>2008</b> ,		6
53	An algorithmic framework for efficient large-scale circuit simulation using exponential integrators <b>2015</b> ,		4
52	Floating Random Walk Capacitance Solver Tackling Conformal Dielectric With On-the-Fly Sampling on Eight-Octant Transition Cubes. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 4935-4943	2.5	4
51	RWCap2: Advanced floating random walk solver for the capacitance extraction of VLSI interconnects <b>2013</b> ,		4
50	Analysis and Optimization of Low-Power Passive Equalizers for CPU Memory Links. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2011</b> , 1, 1406-1420	1.7	4

49	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2009</b> , 28, 1348-1358	2.5	4
48	Clock Skew Analysis via Vector Fitting in Frequency Domain <b>2008</b> ,		4
47	Fast multi-frequency extraction of 3D impedance based on boundary element method. <i>Microwave and Optical Technology Letters</i> , <b>2008</b> , 50, 2191-2197	1.2	4
46	Utilizing macromodels in floating random walk based capacitance extraction <b>2016</b> ,		4
45	A Unified Approximation Framework for Compressing and Accelerating Deep Neural Networks <b>2019</b> ,		4
44	A hybrid random walk algorithm for 3-D thermal analysis of integrated circuits <b>2014</b> ,		3
43	Random walk based capacitance extraction for 3D ICs with cylindrical inter-tier-vias <b>2014</b> ,		3
42	An efficient algorithm for 3-D reluctance extraction considering high frequency effect <b>2006</b> ,		3
41	Revisiting Kac's method: A Monte Carlo algorithm for solving the Telegrapher's equations. <i>Mathematics and Computers in Simulation</i> , <b>2019</b> , 156, 178-193	3.3	3
40	Reliable Macromodel Generation for the Capacitance Extraction Based on Macromodel-Aware Random Walk Algorithm. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 946-951	2.5	3
39	Dynamic Programming Assisted Quantization Approaches for Compressing Normal and Robust DNN Models <b>2021</b> ,		3
38	Machine-Learning-Driven Matrix Ordering for Power Grid Analysis <b>2019</b> ,		2
37	An efficient method for comprehensive modeling and parasitic extraction of cylindrical through-silicon vias in 3D ICs. <i>Journal of Semiconductors</i> , <b>2015</b> , 36, 085006	2.3	2
36	Statistical extraction and modeling of inductance considering spatial correlation. <i>Analog Integrated Circuits and Signal Processing</i> , <b>2012</b> , 73, 3-11	1.2	2
35	A 3-D parasitic extraction flow for the modeling and timing analysis of FinFET structures <b>2013</b> ,		2
34	Statistical extraction and modeling of 3-D inductance with spatial correlation <b>2010</b> ,		2
33	A mixed surface integral formulation for frequency-dependent inductance calculation of 3D interconnects. <i>Engineering Analysis With Boundary Elements</i> , <b>2007</b> , 31, 812-818	2.6	2
32	Application of the complete multiple reciprocity method for 3D impedance extraction with multiple frequency points. <i>Engineering Analysis With Boundary Elements</i> , <b>2006</b> , 30, 640-649	2.6	2

31	Realizing Reproducible and Reusable Parallel Floating Random Walk Solvers for Practical Usage <b>2019,</b>		2
30	Advancements and Challenges on Parasitic Extraction for Advanced Process Technologies <b>2021,</b>		2
29	Fast Training and Model Compression of Gated RNNs via Singular Value Decomposition <b>2018,</b>		2
28	Capacitance Extraction		2
27	A parasitic extraction method of VLSI interconnects for pre-route timing analysis <b>2010,</b>		1
26	Efficient power network analysis with complete inductive modeling <b>2009,</b>		1
25	Efficient frequency-dependent reluctance extraction for large-scale Power/Ground grid <b>2008,</b>		1
24	Hierarchical H-Adaptive Computation of VLSI Interconnect Capacitance with QMM Acceleration <b>2006,</b>		1
23	Substrate resistance extraction with direct boundary element method		1
22	Efficient Model-Based Collaborative Filtering with Fast Adaptive PCA <b>2020,</b>		1
21	Efficient Power Network Analysis with Modeling of Inductive Effects. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2010</b> , E93-A, 1196-1203	0.4	1
20	Faster tensor train decomposition for sparse data. <i>Journal of Computational and Applied Mathematics</i> , <b>2021</b> , 405, 113972	2.4	1
19	Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2009</b> , E92-A, 1476-1484	0.4	1
18	Applications of Monte Carlo method to 3-D capacitance calculation and large matrix decomposition <b>2016,</b>		1
17	The application of boundary element method to the resistance calculation problem in designing flat panel displays. <i>Journal of the Society for Information Display</i> , <b>2016</b> , 24, 177-186	2.1	1
16	Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 507-520	2.5	1
15	Efficient and Accuracy-Ensured Waveform Compression for Transient Circuit Simulation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 1437-1449	2.5	1
14	Volume Reduction and Fast Generation of the Pre-Characterization Data for Floating Random Walk Based Capacitance Extraction. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	1

- 13 DP-Nets: Dynamic programming assisted quantization schemes for DNN compression and acceleration. *The Integration VLSI Journal*, **2022**, 82, 147-154 1.4 ○
- 12 Fast Boundary Element Methods for Capacitance Extraction (I) **2014**, 19-37 ○
- 11 feGRASS: Fast and Effective Graph Spectral Sparsification for Scalable Power Grid Analysis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2021**, 1-1 2.5 ○
- 10 Analytical frequency-dependent model for transmission lines on RF-CMOS lossy substrates. *Tsinghua Science and Technology*, **2007**, 12, 752-756 3.4
- 9 Process Variation-Aware Capacitance Extraction **2014**, 121-152
- 8 FRW-Based Solver for Chip-Scale Large Structures **2014**, 209-231
- 7 Statistical Capacitance Extraction Based on Continuous-Surface Geometric Model **2014**, 153-178
- 6 Substrate Resistance Extraction with Boundary Element Method **2014**, 91-106
- 5 Basic Field-Solver Techniques for RC Extraction **2014**, 7-18
- 4 Resistance Extraction of Complex 3-D Interconnects **2014**, 71-89
- 3 Extracting Frequency-Dependent Substrate Parasitics **2014**, 107-119
- 2 Fast Boundary Element Methods for Capacitance Extraction (II) **2014**, 39-70
- 1 Fast Floating Random Walk Method for Capacitance Extraction **2014**, 179-208