Krishnendu Chakrabarty

List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/9324328/krishnendu-chakrabarty-publications-by-year.pdf

Version: 2024-04-28

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

80 687 10,850 46 h-index g-index citations papers 6.88 13,221 2.3 790 avg, IF L-index ext. citations ext. papers

#	Paper	IF	Citations
687	Online Fault Detection in ReRAM-Based Computing Systems for Inferencing. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2022 , 1-14	2.6	
686	Design Automation and Test Solutions for Monolithic 3D ICs. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2022 , 18, 1-49	1.7	0
685	Built-in Self-Test and Fault Localization for Inter-Layer Vias in Monolithic 3D ICs. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2022 , 18, 1-37	1.7	1
684	Functional Criticality Analysis of Structural Faults in AI Accelerators. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2022 , 1-1	2.5	1
683	Obfuscation for IP Protection 2022 , 87-109		
682	Architecture for Security 2022 , 19-32		
681	Threat Landscape 2022 , 11-18		
680	Tools for Security 2022 , 33-60		
679	Watermarking for IP Protection 2022 , 61-85		
678	On the Impact of Uncertainties in Silicon-Photonic Neural Networks. IEEE Design and Test, 2022, 1-1	1.4	0
677	Unsupervised Two-Stage Root-Cause Analysis with Transfer Learning for Integrated Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2022 , 1-1	2.5	
676	A Resilient and Hierarchical IoT-based Solution for Stress Monitoring in Everyday Settings. <i>IEEE Internet of Things Journal</i> , 2021 , 1-1	10.7	1
675	Heterogeneous Manycore Architectures Enabled by Processing-in-Memory for Deep Learning: From CNNs to GNNs: (ICCAD Special Session Paper) 2021 ,		1
674	Microfluidic Device Security 2021 , 555-577		
673	Acoustoelectronic nanotweezers enable dynamic and large-scale control of nanomaterials. <i>Nature Communications</i> , 2021 , 12, 3844	17.4	5
672	Computer-aided Design Techniques for Flow-based Microfluidic Lab-on-a-chip Systems. <i>ACM Computing Surveys</i> , 2021 , 54, 1-29	13.4	8
671	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021 , 40, 143-156	2.5	5

(2021-2021)

670	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021 , 40, 386-399	2.5	2
669	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021 , 40, 185-198	2.5	1
668	Board-Level Functional Fault Identification Using Streaming Data. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 1920-1933	2.5	3
667	AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 971-984	2.5	12
666	Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 1158-1171	2.5	5
665	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021 , 40, 1301-1314	2.5	2
664	Acoustohydrodynamic tweezers via spatial arrangement of streaming vortices. <i>Science Advances</i> , 2021 , 7,	14.3	15
663	Fault Modeling and Efficient Testing of Memristor-Based Memory. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 1-12	3.9	3
662	Knowledge Transfer in Board-Level Functional Fault Diagnosis Enabled by Domain Adaptation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5	2
661	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021 , 1-1	2.5	2
660	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 1-1 Unsupervised Two-Stage Root-Cause Analysis for Integrated Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 1-1	2.5	2
	Unsupervised Two-Stage Root-Cause Analysis for Integrated Systems. <i>IEEE Transactions on</i>		1
660	Unsupervised Two-Stage Root-Cause Analysis for Integrated Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Accurate and Robust Malware Detection: Running XGBoost on Run-Time Data from Performance	2.5	1 O
660 659	Unsupervised Two-Stage Root-Cause Analysis for Integrated Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Accurate and Robust Malware Detection: Running XGBoost on Run-Time Data from Performance Counters. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Mixing Models as Integer Factorization: A Key to Sample Preparation with Microfluidic Biochips.	2.5	1
660 659 658	Unsupervised Two-Stage Root-Cause Analysis for Integrated Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Accurate and Robust Malware Detection: Running XGBoost on Run-Time Data from Performance Counters. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Mixing Models as Integer Factorization: A Key to Sample Preparation with Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Efficient Identification of Critical Faults in Memristor-based Inferencing Accelerators. <i>IEEE</i>	2.5 2.5 2.5	1
660659658657	Unsupervised Two-Stage Root-Cause Analysis for Integrated Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Accurate and Robust Malware Detection: Running XGBoost on Run-Time Data from Performance Counters. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Mixing Models as Integer Factorization: A Key to Sample Preparation with Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Efficient Identification of Critical Faults in Memristor-based Inferencing Accelerators. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5 2.5 2.5	1 O
660659658657656	Unsupervised Two-Stage Root-Cause Analysis for Integrated Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Accurate and Robust Malware Detection: Running XGBoost on Run-Time Data from Performance Counters. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Mixing Models as Integer Factorization: A Key to Sample Preparation with Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Efficient Identification of Critical Faults in Memristor-based Inferencing Accelerators. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1 Lotus. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2021 , 17, 1-21 C-Testing and Efficient Fault Localization for AI Accelerators*. <i>IEEE Transactions on Computer-Aided</i>	2.5 2.5 2.5 2.5	1

652	Efficient Identification of Critical Faults in Memristor Crossbars for Deep Neural Networks 2021,		2
651	Modeling Silicon-Photonic Neural Networks under Uncertainties 2021,		5
650	Variation-Aware Delay Fault Testing for Carbon-Nanotube FET Circuits. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 409-422	2.6	4
649	ReGraphX: NoC-enabled 3D Heterogeneous ReRAM Architecture for Training Graph Neural Networks 2021 ,		3
648	Perspectives on Emerging Computation-in-Memory Paradigms 2021 ,		1
647	Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators. <i>Transactions on Embedded Computing Systems</i> , 2021 , 20, 1-23	1.8	2
646	Run-time Malware Detection Using Embedded Trace Buffers. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5	
645	Securing SoCs with FPGAs Against Rowhammer Attacks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5	O
644	. IEEE Transactions on Information Forensics and Security, 2021 , 16, 2076-2089	8	2
643	Performance and Accuracy Tradeoffs for Training Graph Neural Networks on ReRAM-Based Architectures. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 1-14	2.6	1
642	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021 , 1-1	2.5	2
641	Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise 2021 ,		1
640	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020 , 1-1	2.5	1
639	Acoustic streaming vortices enable contactless, digital control of droplets. <i>Science Advances</i> , 2020 , 6, eaba0606	14.3	22
638	GRAMARCH: A GPU-ReRAM based Heterogeneous Architecture for Neural Image Segmentation 2020 ,		3
637	Reliability-Oriented IEEE Std. 1687 Network Design and Block-Aware High-Level Synthesis for MEDA Biochips* 2020 ,		4
636	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020 , 28, 1513-1526	2.6	11
635	2020,		3

634	2020,		2
633	Programmable Daisychaining of Microelectrodes to Secure Bioassay IP in MEDA Biochips. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 1269-1282	2.6	7
632	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020 , 39, 4908-4920	2.5	4
631	Unsupervised Root-Cause Analysis for Integrated Systems 2020 ,		3
630	C-Testing of AI Accelerators * 2020 ,		3
629	Secure Assay Execution on MEDA Biochips to Thwart Attacks Using Real-Time Sensing. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2020 , 25, 1-25	1.5	5
628	3D-ReG. ACM Journal on Emerging Technologies in Computing Systems, 2020, 16, 1-24	1.7	8
627	Algorithmic Fault Detection for RRAM-based Matrix Operations. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2020 , 25, 1-31	1.5	5
626	Molecular Barcoding as a Defense Against Benchtop Biochemical Attacks on DNA Fingerprinting and Information Forensics. <i>IEEE Transactions on Information Forensics and Security</i> , 2020 , 15, 3595-3609	8	1
625	Runtime Identification of Hardware Trojans by Feature Analysis on Gate-Level Unstructured Data and Anomaly Detection. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2020 , 25, 1-23	1.5	4
624	Fine-grained Adaptive Testing Based on Quality Prediction. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2020 , 25, 1-25	1.5	0
623	Prevention: Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips 2020 , 51-77		
622	Security and Trust 2020 , 19-49		
621	Mitigation: Tamper-Mitigating Routing Fabrics 2020 , 109-133		
620	Accurate Anomaly Detection Using Correlation-Based Time-Series Analysis 2020 , 23-51		0
619	Self-learning and Efficient Health-Status Analysis 2020 , 115-136		
618	Healthcare IoT 2020 , 515-545		22
617	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020 , 39, 2682-2695	2.5	7

616	Test Generation for Flow-Based Microfluidic Biochips With General Architectures. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 2530-2543	2.5	3
615	Bio-chemical Assay Locking to Thwart Bio-IP Theft. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2020 , 25, 1-20	1.5	5
614	2020,		1
613	Sensor-Array Optimization Based on Time-Series Data Analytics for Sanitation-Related Malodor Detection. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2020 , 14, 705-714	5.1	4
612	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020 , 39, 3531-3543	2.5	2
611	Advances in Design and Test of Monolithic 3-D ICs. <i>IEEE Design and Test</i> , 2020 , 37, 92-100	1.4	5
610	Hardware Design and Fault-Tolerant Synthesis for Digital Acoustofluidic Biochips. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2020 , 14, 1065-1078	5.1	4
609	. IEEE Transactions on Big Data, 2020 , 6, 609-623	3.2	6
608	Hierarchical Symbol-Based Health-Status Analysis Using Time-Series Data in a Core Router System. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 700-713	2.5	O
607	Synthesis of Tamper-Resistant Pin-Constrained Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 171-184	2.5	4
606	An Efficient Fault-Tolerant Valve-Based Microfluidic Routing Fabric for Droplet Barcoding in Single-Cell Analysis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 359-372	2.5	1
605	Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 71	4 - 727	2
604	Cyberphysical Microfluidic Biochips 2020 , 1-17		2
603	Secure and Trustworthy Cyberphysical Microfluidic Biochips 2020 ,		1
602	Analysis and Design of Tamper-Mitigating Microfluidic Routing Fabrics. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 1003-1016	2.5	O
601	Timing-Driven Flow-Channel Network Construction for Continuous-Flow Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 1314-1327	2.5	13
600	An Interlayer Interconnect BIST and Diagnosis Solution for Monolithic 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 3056-3066	2.5	3
599	Self-Learning and Efficient Health-Status Analysis for a Core Router System. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 1935-1948	2.5	

 $598 \qquad \text{Detection: Randomizing Checkpoints on Cyberphysical Digital Microfluidic Biochips \textbf{2020}, 79-107}$

597	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020 , 39, 4921-4934	2.5	2
596	Synterface. <i>Transactions on Embedded Computing Systems</i> , 2019 , 18, 1-21	1.8	1
595	Reliable Power Delivery and Analysis of Power-Supply Noise During Testing in Monolithic 3D ICs 2019 ,		3
594	Security Assessment of Microfluidic Fully-Programmable-Valve-Array Biochips 2019,		7
593	Black-Box Test-Coverage Analysis and Test-Cost Reduction Based on a Bayesian Network Model 2019 ,		1
592	Contactless, programmable acoustofluidic manipulation of objects on water. <i>Lab on A Chip</i> , 2019 , 19, 3397-3404	7.2	19
591	Impact of Electrostatic Coupling on Monolithic 3D-enabled Network on Chip. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2019 , 24, 1-22	1.5	5
590	Fault tolerance in neuromorphic computing systems 2019,		15
589	Execution of provably secure assays on MEDA biochips to thwart attacks 2019 ,		17
588	Robust sample preparation on digital microfluidic biochips 2019,		6
587	Factorization based dilution of biochemical fluids with micro-electrode-dot-array biochips 2019,		6
586	RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs 2019 ,		4
585	REGENT: A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs 2019 ,		8
584	Multi-Tenant FPGA-based Reconfigurable Systems: Attacks and Defenses 2019,		6
583	Test and Design-for-Testability Solutions for Monolithic 3D Integrated Circuits 2019 ,		2
582	Security Assessment of Microfluidic Immunoassays 2019 ,		3
581	CAD-Base. ACM Transactions on Design Automation of Electronic Systems, 2019 , 24, 1-30	1.5	18

580	. IEEE Transactions on Information Forensics and Security, 2019 , 14, 2901-2915	8	13
579	Anomaly Detection and Health-Status Analysis in a Core Router System. <i>IEEE Design and Test</i> , 2019 , 36, 7-17	1.4	1
578	Machine Learning-Based Aging Analysis 2019 , 265-289		1
577	Optimization of Test-Access Architectures and Test Scheduling for 3D ICs 2019 , 281-300		
576	Synthesis of Reconfigurable Flow-Based Biochips for Scalable Single-Cell Screening. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 2255-2270	2.5	4
575	Sample preparation for multiple-reactant bioassays on micro-electrode-dot-array biochips 2019 ,		8
574	Fault-Tolerant Training Enabled by On-Line Fault Detection for RRAM-Based Neural Computing Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 1611	-1624	20
573	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019 , 38, 589-603	2.5	16
572	Efficient Generation of Dilution Gradients With Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 874-887	2.5	5
571	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019 , 38, 1831-1843	2.5	9
570	Randomized Checkpoints: A Practical Defense for Cyber-Physical Microfluidic Systems. <i>IEEE Design and Test</i> , 2019 , 36, 5-13	1.4	10
569	Changepoint-Based Anomaly Detection for Prognostic Diagnosis in a Core Router System. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 1331-1344	2.5	4
568	Synthesis of a Cyberphysical Hybrid Microfluidic Platform for Single-Cell Analysis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 1237-1250	2.5	5
567	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019 , 27, 2755-2766	2.6	10
566	Board-Level Functional Fault Identification using Streaming Data 2019,		8
565	Machine Learning-based Prediction of Test Power 2019 ,		7
564	Desieve the Attacker: Thwarting IP Theft in Sieve-Valve-based Biochips 2019 ,		6
563	BioScan: Parameter-Space Exploration of Synthetic Biocircuits Using MEDA Biochips* 2019,		1

562	System-level hardware failure prediction using deep learning 2019,		9
561	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019 , 27, 2706-2719	2.6	7
560	PREEMPT 2019 ,		10
559	Can Multi-Layer Microfluidic Design Methods Aid Bio-Intellectual Property Protection? 2019,		2
558	Generalized Error-Correcting Sample Preparation 2019 , 113-134		
557	Conclusions and New Directions 2019 , 135-141		
556	Fault Modeling, Structural Testing, and Functional Testing 2019 , 83-112		
555	Efficient and Adaptive Error Recovery 2019 , 53-81		
554	Fault Recovery in Micro-Electrode-Dot-Array Digital Microfluidic Biochips Using an IJTAG NetworkBehaviors 2019 ,		2
553	Sensor-Array Optimization Based on Mutual Information for Sanitation-Related Malodor Alerts 2019 ,		3
552	Knowledge Transfer in Board-Level Functional Fault Identification using Domain Adaptation 2019,		4
551	Fault-Tolerant Neuromorphic Computing Systems 2019,		3
550	On Designing Efficient and Reliable Nonvolatile Memory-Based Computing-In-Memory Accelerators 2019 ,		3
549	Hardware Fault Tolerance for Binary RRAM Crossbars 2019,		3
548	Structural Test and Functional Test for Digital Acoustofluidic Biochips 2019,		1
547	Programmable Daisychaining of Microelectrodes for IP Protection in MEDA Biochips 2019,		3
546	The Internet of Microfluidic Things: Perspectives on System Architecture and Design Challenges: Invited Paper 2019 ,		1
545	Hardware Design and Experimental Demonstrations for Digital Acoustofluidic Biochips 2019,		1

544	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019 , 38, 1942-1955	2.5	6
543	Defect Clustering-Aware Spare-TSV Allocation in 3-D ICs for Yield Enhancement. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 1928-1941	2.5	7
542	Droplet Size-Aware High-Level Synthesis 2019 , 21-51		
541	Predicting \${X}\$ -Sensitivity of Circuit-Inputs on Test-Coverage: A Machine-Learning Approach. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 2343-2356	2.5	7
540	Micro-Electrode-Dot-Array Digital Microfluidic Biochips: Technology, Design Automation, and Test Techniques. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2019 , 13, 292-313	5.1	19
539	Optimization of Multi-Target Sample Preparation On-Demand With Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 253-266	2.5	9
538	Multicast Testing of Interposer-Based 2.5D ICs. ACM Transactions on Design Automation of Electronic Systems, 2018 , 23, 1-25	1.5	1
537	Machine Learning for Hardware Security: Opportunities and Risks. <i>Journal of Electronic Testing:</i> Theory and Applications (JETTA), 2018 , 34, 183-201	0.7	32
536	. Proceedings of the IEEE, 2018 , 106, 1717-1743	14.3	9
535	Keynote Paper: From EDA to IoT eHealth: Promises, Challenges, and Solutions. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 2965-2978	2.5	57
534	Exact Synthesis of Biomolecular Protocols for Multiple Sample Pathways on Digital Microfluidic Biochips 2018 ,		3
533	Secure Randomized Checkpointing for Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 1119-1132	2.5	36
532	Data-Driven Resiliency Solutions for Boards and Systems 2018,		7
531	Testing 3D-SoCs Using 2-D Time-Division Multiplexing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 3177-3185	2.5	2
530	Workload-Aware Static Aging Monitoring and Mitigation of Timing-Critical Flip-Flops. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 2098-2110	2.5	3
529	Fine-Grained Aging-Induced Delay Prediction Based on the Monitoring of Run-Time Stress. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 1064-1075	2.5	14
528	Online Soft-Error Vulnerability Estimation for Memory Arrays and Logic Cores. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 499-511	2.5	3
527	Leakage Current Analysis for Diagnosis of Bridge Defects in Power-Gating Designs. <i>IEEE</i> Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018 , 37, 883-895	2.5	O

(2018-2018)

526	Structural and Functional Test Methods for Micro-Electrode-Dot-Array Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 968-981	2.5	18
525	Locking of biochemical assays for digital microfluidic biochips 2018,		23
524	Fault-tolerant valve-based microfluidic routing fabric for droplet barcoding in single-cell analysis 2018 ,		5
523	. IEEE Transactions on Multi-Scale Computing Systems, 2018 , 4, 577-592		16
522	Demand-Driven Single- and Multitarget Mixture Preparation Using Digital Microfluidic Biochips. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2018 , 23, 1-26	1.5	2
521	Performance and Thermal Tradeoffs for Energy-Efficient Monolithic 3D Network-on-Chip. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2018 , 23, 1-25	1.5	12
520	2018,		8
519	Broadcast-based minimization of the overall access time for the IEEE 1687 network 2018,		10
518	Securing IJTAG against data-integrity attacks 2018,		4
5 ¹ 7	An inter-layer interconnect BIST solution for monolithic 3D ICs 2018 ,		3
517 516	An inter-layer interconnect BIST solution for monolithic 3D ICs 2018 , Emerging Circuit Technologies: An Overview on the Next Generation of Circuits 2018 , 43-67		3
		5.2	
516	Emerging Circuit Technologies: An Overview on the Next Generation of Circuits 2018 , 43-67 Stuck-at Fault Tolerance in RRAM Computing Systems. <i>IEEE Journal on Emerging and Selected Topics</i>	5.2 2.5	0
516 515	Emerging Circuit Technologies: An Overview on the Next Generation of Circuits 2018 , 43-67 Stuck-at Fault Tolerance in RRAM Computing Systems. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2018 , 8, 102-115 Toward Predictive Fault Tolerance in a Core-Router System: Anomaly Detection Using Correlation-Based Time-Series Analysis. <i>IEEE Transactions on Computer-Aided Design of Integrated</i>		0 46
516 515 514	Emerging Circuit Technologies: An Overview on the Next Generation of Circuits 2018 , 43-67 Stuck-at Fault Tolerance in RRAM Computing Systems. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2018 , 8, 102-115 Toward Predictive Fault Tolerance in a Core-Router System: Anomaly Detection Using Correlation-Based Time-Series Analysis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018 , 37, 2111-2124 Efficient and Adaptive Error Recovery in a Micro-Electrode-Dot-Array Digital Microfluidic Biochip.	2.5	o 46 7
516515514513	Emerging Circuit Technologies: An Overview on the Next Generation of Circuits 2018, 43-67 Stuck-at Fault Tolerance in RRAM Computing Systems. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018, 8, 102-115 Toward Predictive Fault Tolerance in a Core-Router System: Anomaly Detection Using Correlation-Based Time-Series Analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 2111-2124 Efficient and Adaptive Error Recovery in a Micro-Electrode-Dot-Array Digital Microfluidic Biochip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 601-614	2.5	o 46 7 22
516515514513512	Emerging Circuit Technologies: An Overview on the Next Generation of Circuits 2018, 43-67 Stuck-at Fault Tolerance in RRAM Computing Systems. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2018, 8, 102-115 Toward Predictive Fault Tolerance in a Core-Router System: Anomaly Detection Using Correlation-Based Time-Series Analysis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018, 37, 2111-2124 Efficient and Adaptive Error Recovery in a Micro-Electrode-Dot-Array Digital Microfluidic Biochip. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2018, 37, 601-614 2018,	2.5	o 46 7 22 12

508	Analysis of Process Variations, Defects, and Design-Induced Coupling in Memristors 2018,	12
507	Tamper-resistant pin-constrained digital microfluidic biochips 2018,	3
506	Failure prediction based on anomaly detection for complex core routers 2018,	2
505	Abetting Planned Obsolescence by Aging 3D Networks-on-Chip 2018 ,	4
504	Shadow attacks on MEDA biochips 2018 ,	7
503	Fault-Tolerant Unicast-Based Multicast for Reliable Network-on-Chip Testing. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2018 , 23, 1-23	7
502	. IEEE Transactions on Multi-Scale Computing Systems, 2018 , 4, 722-733	
501	Design-for-testability for continuous-flow microfluidic biochips 2018,	3
500	On Designing All-Optical Multipliers Using Mach-Zender Interferometers 2018,	3
499	Control-Layer Routing and Control-Pin Minimization for Flow-Based Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 55-68	36
498	Exact routing for micro-electrode-dot-array digital microfluidic biochips 2017,	26
497	Computation-oriented fault-tolerance schemes for RRAM computing systems 2017,	17
496	A Branch-&-Bound Test-Access-Mechanism Optimization Method for Multi- \$V_{mathrm{ dd}}\$ SoCs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1911-1924 ^{2.5}	1
495	Quo Vadis Test? The Past, the Present, and the Future: No Longer a Necessary Evil. <i>IEEE Design and Test</i> , 2017 , 34, 93-95	1
494	Tackling Test Challenges for Interposer-Based 2.5-D Integrated Circuits. <i>IEEE Design and Test</i> , 2017 , 34, 72-79	3
493	Test Architecture and Test-Path Scheduling 2017 , 81-108	
492	Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise 2017,	4
491	Test-cost optimization in a scan-compression architecture using support-vector regression 2017 ,	7

490	Computer-Aided Design of Microfluidic Very Large Scale Integration (mVLSI) Biochips 2017,		6
489	Droplet Size-Aware High-Level Synthesis for Micro-Electrode-Dot-Array Digital Microfluidic Biochips. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2017 , 11, 612-626	5.1	36
488	Testing of Interposer-Based 2.5D Integrated Circuits 2017 ,		1
487	Synthesis of Error-Recovery Protocols for Micro-Electrode-Dot-Array Digital Microfluidic Biochips. <i>Transactions on Embedded Computing Systems</i> , 2017 , 16, 1-22	1.8	15
486	Fault-Tolerant Training with On-Line Fault Detection for RRAM-Based Neural Computing Systems 2017 ,		55
485	Sample Preparation on Micro-Electrode-Dot-Array Digital Microfluidic Biochips 2017 ,		10
484	Offline Error Detection in MEDA-Based Digital Microfluidic Biochips Using Oscillation-Based Testing Methodology. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2017 , 33, 621-635	0.7	6
483	Impact of Electrostatic Coupling and Wafer-Bonding Defects on Delay Testing of Monolithic 3D Integrated Circuits. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2017 , 13, 1-23	1.7	18
482	VFI-Based Power Management to Enhance the Lifetime of High-Performance 3D NoCs. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2017 , 23, 1-26	1.5	1
481	2017,		4
481 480	Testing microfluidic Fully Programmable Valve Arrays (FPVAs) 2017,		21
480	Testing microfluidic Fully Programmable Valve Arrays (FPVAs) 2017,	2.5	21
480 479	Testing microfluidic Fully Programmable Valve Arrays (FPVAs) 2017, CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform 2017, ExTest Scheduling and Optimization for 2.5-D SoCs With Wrapped Tiles. IEEE Transactions on	2.5	21
480 479 478	Testing microfluidic Fully Programmable Valve Arrays (FPVAs) 2017, CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform 2017, ExTest Scheduling and Optimization for 2.5-D SoCs With Wrapped Tiles. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 1030-1042		21 11 4
480 479 478 477	Testing microfluidic Fully Programmable Valve Arrays (FPVAs) 2017, CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform 2017, ExTest Scheduling and Optimization for 2.5-D SoCs With Wrapped Tiles. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 1030-1042 . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 733-746		21 11 4 35
480 479 478 477 476	Testing microfluidic Fully Programmable Valve Arrays (FPVAs) 2017, CoSyn: Efficient single-cell analysis using a hybrid microfluidic platform 2017, ExTest Scheduling and Optimization for 2.5-D SoCs With Wrapped Tiles. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 1030-1042 . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 733-746 Knowledge-Driven Board-Level Functional Fault Diagnosis 2017,		21 11 4 35 2

472	Design-Space Exploration and Optimization of an Energy-Efficient and Reliable 3-D Small-World Network-on-Chip. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 719-732	2.5	43
471	Prebond Testing and Test-Path Design for the Silicon Interposer in 2.5-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 36, 1406-1419	2.5	4
470	Security Implications of Cyberphysical Flow-Based Microfluidic Biochips 2017,		16
469	Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper) 2017 ,		16
468	Droplet Size-Aware and Error-Correcting Sample Preparation Using Micro-Electrode-Dot-Array Digital Microfluidic Biochips. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2017 , 11, 1380-1391	5.1	16
467	Security Trade-Offs in Microfluidic Routing Fabrics 2017 ,		12
466	A Design-for-Test Solution for Monolithic 3D Integrated Circuits 2017 ,		8
465	Monolithic 3D-Enabled High Performance and Energy Efficient Network-on-Chip 2017 ,		14
464	Software-based online self-testing of network-on-chip using bounded model checking 2017,		3
463	Changepoint-based anomaly detection in a core router system 2017 ,		9
462	Symbol-based health-status analysis in a core router system 2017 ,		4
461	Run-time hardware trojan detection using performance counters 2017 ,		11
460	2017,		19
459	Sortex: Efficient timing-driven synthesis of reconfigurable flow-based biochips for scalable single-cell screening 2017 ,		3
458	Handling Missing Syndromes 2017 , 95-119		
457	Adaptive Diagnosis Using Decision Trees (DT) 2017 , 61-78		
456	Information-Theoretic Syndrome and Root-Cause Evaluation 2017 , 79-93		
455	Control-Layer Optimization 2017 , 25-52		1

A Programmable Method for Low-Power Scan Shift in SoC Dies 2017, 163-178 454 Fault Modeling, Testing, and Design for Testability 2017, 81-115 453 Built-In Self-Test 2017, 109-133 452 Wash Optimization for Cross-Contamination Removal 2017, 53-79

10			
450	Techniques for Fault Diagnosis 2017 , 117-136		
449	Post-bond Scan-Based Testing of Interposer Interconnects 2017 , 49-80		
448	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016 , 35, 985-998	2.5	19
447	Adaptive Board-Level Functional Fault Diagnosis Using Incremental Decision Trees. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 323-336	2.5	12
446	Two-dimensional time-division multiplexing for 3D-SoCs 2016 ,		2
445	Energy-efficient and reliable 3D network-on-chip (NoC): architectures and optimization algorithms 2016 ,		5
444	A design-for-test solution for monolithic 3D integrated circuits 2016 ,		3
443	. Computer, 2016 , 49, 36-43	1.6	35
442	The hype, myths, and realities of testing 3D integrated circuits 2016 ,		4
441	Analysis of electrostatic coupling in monolithic 3D integrated circuits and its impact on delay testing 2016 ,		10
440	Editorial First TVLSI Best AE and Reviewer Awards. <i>IEEE Transactions on Very Large Scale Integration</i> (VLSI) Systems, 2016 , 24, 2613-2613	2.6	
439	A programmable method for low-power scan shift in SoC integrated circuits 2016 ,		9
438	High-level synthesis for micro-electrode-dot-array digital microfluidic biochips 2016,		41
437	Online soft-error vulnerability estimation for memory arrays 2016 ,		3

436	Optimization of the IEEE 1687 access network for hybrid access schedules 2016 ,		4
435	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016 , 35, 559-572	2.5	17
434	On-Chip Droop-Induced Circuit Delay Prediction Based on Support-Vector Machines. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 665-678	2.5	9
433	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016 , 35, 1192-1205	2.5	4
432	Optimization of 3D Digital Microfluidic Biochips for the Multiplexed Polymerase Chain Reaction. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2016 , 21, 1-27	1.5	13
431	Security Assessment of Cyberphysical Digital Microfluidic Biochips. <i>IEEE/ACM Transactions on Computational Biology and Bioinformatics</i> , 2016 , 13, 445-58	3	41
430	. IEEE Transactions on Computers, 2016 , 65, 2767-2779	2.5	32
429	A Distributed, Reconfigurable, and Reusable BIST Infrastructure for Test and Diagnosis of 3-D-Stacked ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 309-322	2.5	2
428	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016 , 35, 1179-1191	2.5	11
427	Error-Correcting Sample Preparation with Cyberphysical Digital Microfluidic Lab-on-Chip. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2016 , 22, 1-29	1.5	29
426	Reliability and performance trade-offs for 3D NoC-enabled multicore chips 2016,		6
425	Integrated and real-time quantitative analysis using cyberphysical digital-microfluidic biochips 2016 ,		7
424	Pre-bond testing of the silicon interposer in 2.5D ICs 2016 ,		5
423	Multicast Test Architecture and Test Scheduling for Interposer-Based 2.5D ICs 2016 ,		2
422	Digital-Microfluidic Biochips. <i>Computer</i> , 2016 , 49, 8-9	1.6	2
421	Microfluidic encryption of on-chip biochemical assays 2016 ,		31
420	2016,		2
419	Impact of wafer-bonding defects on Monolithic 3D integrated circuits 2016 ,		7

418	A unified test and fault-tolerant multicast solution for network-on-chip designs 2016,		2
4 ¹ 7	Accurate anomaly detection using correlation-based time-series analysis in a core router system 2016 ,		12
416	Built-in self-test for micro-electrode-dot-array digital microfluidic biochips 2016,		17
415	Securing digital microfluidic biochips by randomizing checkpoints 2016 ,		15
414	A real-time digital-microfluidic platform for epigenetics 2016 ,		6
413	Error recovery in a micro-electrode-dot-array digital microfluidic biochip? 2016,		26
412	Adaptation of Biochemical Protocols to Handle Technology-Change for Digital Microfluidics. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 1-1	2.5	3
411	Data-Driven Optimization of Order Admission Policies in a Digital Print Factory. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2015 , 20, 1-25	1.5	3
410	Layout-Aware Mixture Preparation of Biochemical Fluids on Application-Specific Digital Microfluidic Biochips. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2015 , 20, 1-34	1.5	18
409	Aging- and Variation-Aware Delay Monitoring Using Representative Critical Path Selection. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2015 , 20, 1-23	1.5	14
408	ExTest scheduling for 2.5D system-on-chip integrated circuits 2015 ,		3
407	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015 , 34, 1873-1884	2.5	4
406	. IEEE Design and Test, 2015 , 32, 8-19	1.4	18
405	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015 , 34, 122-135	2.5	4
404	Information-Theoretic Syndrome Evaluation, Statistical Root-Cause Analysis, and Correlation-Based Feature Selection for Guiding Board-Level Fault Diagnosis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 1014-1026	2.5	5
403	Data-Driven Optimization and Knowledge Discovery for an Enterprise Information System 2015,		1
402	Self-learning and adaptive board-level functional fault diagnosis 2015,		4
401	Microfluidic very large-scale integration for biochips: Technology, testing and fault-tolerant design		9

400	Advances in Design Automation Techniques for Digital-Microfluidic Biochips 2015 , 190-223		18
399	Testing of digital microfluidic biochips with arbitrary layouts 2015 ,		1
398	Re-using BIST for circuit aging monitoring 2015 ,		8
397	Jump test for metallic CNTs in CNFET-based SRAM 2015 ,		4
396	Built-In Self-Test and Test Scheduling for Interposer-Based 2.5D IC. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2015 , 20, 1-24	1.5	12
395	Test-Cost Modeling and Optimal Test-Flow Selection of 3-D-Stacked ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 1523-1536	2.5	13
394	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015 , 34, 29-42	2.5	26
393	Hardware/Software Co-Design and Optimization for Cyberphysical Integration in Digital Microfluidic Biochips 2015 ,		8
392	. IEEE Transactions on Automation Science and Engineering, 2015 , 12, 701-715	4.9	8
391	Error-Recovery in Cyberphysical Biochips 2015 , 27-60		
390	Real-Time Error Recovery Using a Compact Dictionary 2015 , 61-94		
389	Biochemistry Synthesis Under Completion-Time Uncertainties in Fluidic Operations 2015 , 95-116		
388	Optimization of On-Chip Polymerase Chain Reaction 2015 , 117-146		
387	Pin-Count Minimization for Application-Independent Chips 2015 , 147-183		
386	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015 , 23, 317-330	2.6	17
385	Fine-grained aging prediction based on the monitoring of run-time stress using DfT infrastructure 2015 ,		7
384	Error recovery in digital microfluidics for personalized medicine 2015,		5
383	2015,		3

382	Contactless pre-bond TSV fault diagnosis using duty-cycle detectors and ring oscillators 2015,		13
381	An online thermal-constrained task scheduler for 3D multi-core processors 2015 ,		11
380	Interconnect Testing and Test-Path Scheduling for Interposer-Based 2.5-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 136-149	2.5	4
379	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015 , 34, 668-681	2.5	8
378	Fault diagnosis for flow-based microfluidic biochips 2015,		7
377	2015,		2
376	Test-access-mechanism optimization for multi-Vdd SoCs 2015 ,		3
375	Experimental demonstration of error recovery in an integrated cyberphysical digital-microfluidic platform 2015 ,		18
374	A general and exact routing methodology for Digital Microfluidic Biochips 2015,		22
373	Test and debug solutions for 3D-stacked integrated circuits 2015 ,		1
372	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015 , 23, 1-17	2.6	2
371	Optimizing 3D NoC design for energy efficiency: A machine learning approach 2015 ,		24
370	A general testing method for digital microfluidic biochips under physical constraints 2015,		10
369	Cyber-physical integration in programmable microfluidic biochips 2015 ,		2
368	Security implications of cyberphysical digital microfluidic biochips 2015,		20
367	Defect clustering-aware spare-TSV allocation for 3D ICs 2015 ,		8
366	. IEEE Transactions on Multi-Scale Computing Systems, 2015 , 1, 46-58		23
365	Self-awareness and self-learning for resiliency in real-time systems 2015 ,		1

364	Waste-aware single-target dilution of a biochemical fluid using digital microfluidic biochips. <i>The Integration VLSI Journal</i> , 2015 , 51, 194-207	1.4	11
363	Accurate Predictions of Process-Execution Time and Process Status Based on Support-Vector Regression for Enterprise Information Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2015 , 34, 354-366	2.5	O
362	Accurate Analysis and Prediction of Enterprise Service-Level Performance. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2015 , 20, 1-23	1.5	1
361	Offline Washing Schemes for Residue Removal in Digital Microfluidic Biochips. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2015 , 21, 1-33	1.5	3
360	Pin-Limited Cyberphysical Microfluidic Biochip 2015 , 185-193		О
359	Analysis and Prediction of Enterprise Service-Level Performance 2015 , 115-138		
358	Predictions of Process-Execution Time and Process-Execution Status 2015 , 61-83		
357	Microfluidic Logic Gates 2015 , 1953-1969		
356	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014 , 33, 903-916	2.5	5
355	Built-In Self-Test, Diagnosis, and Repair of MultiMode Power Switches. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1231-1244	2.5	7
354	Test generation and design-for-testability for flow-based mVLSI microfluidic biochips 2014,		13
353	Test-Delivery Optimization in Manycore SOCs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1067-1080	2.5	7
352	Retiming for Delay Recovery After DfT Insertion on Interdie Paths in 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 464-475	2.5	2
351	Scan-Based Testing of Post-Bond Silicon Interposer Interconnects in 2.5-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1410-1423	2.5	8
350	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014 , 33, 1131-1144	2.5	29
349	Testing of Flow-Based Microfluidic Biochips: Fault Modeling, Test Generation, and Experimental Demonstration. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1463-1475	2.5	48
348	Correctness Checking of Bio-chemical Protocol Realizations on a Digital Microfluidic Biochip 2014,		10
347	Contactless Pre-Bond TSV Test and Diagnosis Using Ring Oscillators and Multiple Voltage Levels. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 774-785	2.5	34

346	2014,		13
345	. IEEE Transactions on Computers, 2014 , 63, 691-702	2.5	13
344	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014 , 22, 667-674	2.6	10
343	Static Power Reduction Using Variation-Tolerant and Reconfigurable Multi-Mode Power Switches. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 13-26	2.6	11
342	Test and Design-for-Testability Solutions for 3D Integrated Circuits. <i>IPSJ Transactions on System LSI Design Methodology</i> , 2014 , 7, 56-73	0.2	3
341	Output selection for test response compaction based on multiple counters 2014,		1
340	Wash optimization for cross-contamination removal in flow-based microfluidic biochips 2014,		9
339	Biochip Synthesis and Dynamic Error Recovery for Sample Preparation Using Digital Microfluidics. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 183-196	2.5	29
338	Output-bit selection with X-avoidance using multiple counters for test-response compaction 2014 ,		1
337	High-throughput dilution engine for sample preparation on digital microfluidic biochips. <i>IET Computers and Digital Techniques</i> , 2014 , 8, 163-171	0.9	11
336	Reliability-Driven Pipelined Scan-Like Testing of Digital Microfluidic Biochips 2014,		17
335	Demand-driven mixture preparation and droplet streaming using digital microfluidic biochips 2014,		3
334	Theory and analysis of generalized mixing and dilution of biochemical fluids using digital microfluidic biochips. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2014 , 11, 1-33	1.7	16
333	Demand-Driven Mixture Preparation and Droplet Streaming using Digital Microfluidic Biochips 2014 ,		3
332	Efficient LFSR Reseeding Based on Internal-Response Feedback. <i>Journal of Electronic Testing:</i> Theory and Applications (JETTA), 2014 , 30, 673-685	0.7	2
331	Board-Level Functional Fault Diagnosis Using Multikernel Support Vector Machines and Incremental Learning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 279-290	2.5	34
330	At-speed interconnect testing and test-path optimization for 2.5D ICs 2014 ,		10
329	On-chip voltage-droop prediction using support-vector machines 2014 ,		12

328	Optimization of heaters in a digital microfluidic biochip for the polymerase chain reaction 2014,		2
327	Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs 2014 ,		14
326	Built-In Self-Test for TSVs 2014 , 55-79		0
325	Control-layer optimization for flow-based mVLSI microfluidic biochips 2014,		23
324	Knowledge discovery and knowledge transfer in board-level functional fault diagnosis 2014,		15
323	Massive signal tracing using on-chip DRAM for in-system silicon debug 2014 ,		11
322	Built-in self-test for interposer-based 2.5D ICs 2014 ,		1
321	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014 , 22, 197-206	2.6	8
320	An Optimal Two-Mixer Dilution Engine with Digital Microfluidics for Low-Power Applications. <i>Journal of Low Power Electronics</i> , 2014 , 10, 506-518	1.2	2
319	Pre-bond TSV Test Through TSV Probing 2014 , 81-113		1
318	Overcoming the Timing Overhead of Test Architectures on Inter-Die Critical Paths 2014 , 137-158		
317	Mobility Management with Integrated Coverage and Connectivity. <i>Signals and Communication Technology</i> , 2014 , 313-350	0.5	
316	System-Level Design Methodology 2014 , 169-210		1
315	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013 , 32, 59-72	2.5	106
314	Test compaction for small-delay defects using an effective path selection scheme. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2013 , 18, 1-23	1.5	17
313	Post-DfT-insertion retiming for delay recovery on inter-die paths in 3D ICs 2013,		2
312	Detection, Diagnosis, and Recovery From Clock-Domain Crossing Failures in Multiclock SoCs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1395-1408	2.5	11
311	Robust optimization of test-architecture designs for core-based SoCs 2013,		2

310	Test Generation of Path Delay Faults Induced by Defects in Power TSV 2013,		1
309	Generation of Effective 1-Detect TDF Patterns for Detecting Small-Delay Defects. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1583-1594	2.5	4
308	Testing of flow-based microfluidic biochips 2013 ,		2
307	Non-invasive pre-bond TSV test using ring oscillators and multiple voltage levels 2013,		21
306	Optimization of polymerase chain reaction on a cyberphysical digital microfluidic biochip 2013,		12
305	On Producing Linear Dilution Gradient of a Sample with a Digital Microfluidic Biochip 2013 ,		15
304	Handling Missing Syndromes in Board-Level Functional-Fault Diagnosis 2013,		4
303	Testing for SoCs with advanced static and dynamic power-management capabilities 2013,		9
302	Thermal-aware test scheduling for NOC-based 3D integrated circuits 2013 ,		7
301	Representative critical-path selection for aging-induced delay monitoring 2013,		11
300	Fault detection, real-time error recovery, and experimental demonstration for digital microfluidic biochips 2013 ,		37
299	Optimal Two-Mixer Scheduling in Dilution Engine on a Digital Microfluidic Biochip 2013 ,		1
298	Real-Time Error Recovery in Cyberphysical Digital-Microfluidic Biochips Using a Compact Dictionary. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1839-1852	2.5	30
297	Routing-aware resource allocation for mixture preparation in digital microfluidic biochips 2013,		5
296	Board-Level Functional Fault Diagnosis Using Artificial Neural Networks, Support-Vector Machines, and Weighted-Majority Voting. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 723-736	2.5	65
295	Post-bond Testing of the Silicon Interposer and Micro-bumps in 2.5D ICs 2013 ,		7
294	Counter-Based Output Selection for Test Response Compaction. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 152-164	2.5	5
293	Efficient Pattern Generation for Small-Delay Defects Using Selection of Critical Faults. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2013 , 29, 35-48	0.7	1

292	Pre-Bond Probing of Through-Silicon Vias in 3-D Stacked ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 547-558	2.5	13
291	Information-theoretic syndrome and root-cause analysis for guiding board-level fault diagnosis 2013 ,		6
290	Crosstalk- and Process Variations-Aware High-Quality Tests for Small-Delay Defects. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2013 , 21, 1129-1142	2.6	17
289	On effective and efficient in-field TSV repair for stacked 3D ICs 2013 ,		23
288	Design of cyberphysical digital microfluidic biochips under completion-time uncertainties in fluidic operations 2013 ,		15
287	Test-cost optimization and test-flow selection for 3D-stacked ICs 2013 ,		8
286	A New LFSR Reseeding Scheme via Internal Response Feedback 2013 ,		2
285	Efficient mixture preparation on digital microfluidic biochips 2013,		11
284	Face-to-face bus design with built-in self-test in 3D ICs 2013 ,		5
283	Design of Pin-Constrained General-Purpose Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1307-1320	2.5	23
282	2013,		3
281	On-Chip Dilution from Multiple Concentrations of a Sample Fluid Using Digital Microfluidics. Communications in Computer and Information Science, 2013 , 274-283	0.3	2
280	Built-In Self Test and Diagnosis 2013 , 109-148		
279	Optimization of Droplet Routing and Control-Pin Mapping to Electrodes 2013 , 83-107		
278	Synchronization of Concurrently-Implemented Fluidic Operations in Pin-Constrained Biochips 2013 , 57-8	1	
277	On-Line Testing and Test Generation 2013 , 149-178		
276	Integrated Control-Path Design and Error Recovery 2013 , 179-199		
275	Design and Testing of Digital Microfluidic Biochips 2013 ,		7

(2012-2012)

274	Computers, 2012 , 29, 4-4		1
273	Reproduction and Detection of Board-Level Functional Failure. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 630-643	2.5	5
272	Optimization Methods for Post-Bond Testing of 3D Stacked ICs. <i>Journal of Electronic Testing:</i> Theory and Applications (JETTA), 2012 , 28, 103-120	0.7	19
271	The Quest for High-Yield IC Manufacturing. <i>IEEE Design and Test of Computers</i> , 2012 , 29, 4-4		
270	Cross-Contamination Avoidance for Droplet Routing in Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 817-830	2.5	65
269	Adaptive Board-Level Functional Fault Diagnosis Using Decision Trees 2012,		23
268	TSV Stress-Aware ATPG for 3D Stacked ICs 2012 ,		7
267	Scan test of die logic in 3D ICs using TSV probing 2012 ,		7
266	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012 , 20, 723-736	2.6	8
265	Low-Cost Dilution Engine for Sample Preparation in Digital Microfluidic Biochips 2012,		9
264	Diagnosis of Board-Level Functional Failures Under Uncertainty Using DempsterBhafer Theory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 1586-1599	2.5	13
263	Automated path planning for washing in digital microfluidic biochips 2012,		3
262	Design methodology for sample preparation on digital microfluidic biochips 2012,		26
261	Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization 2012,		10
260	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012, 20, 1132-1145	2.6	7
259	Towards more digital content in wireless systems [From the EiC]. <i>IEEE Design and Test of Computers</i> , 2012 , 29, 4-4		
258	Board-Level Functional Fault Diagnosis Using Learning Based on Incremental Support-Vector		7
	Machines 2012,		

256	On-Line Error Detection in Digital Microfluidic Biochips 2012 ,		4
255	2012,		15
254	Test Schedule Optimization for Multicore SoCs: Handling Dynamic Voltage Scaling and Multiple Voltage Islands. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 1754-1766	2.5	21
253	TSV defects and TSV-induced circuit failures: The third dimension in test and design-for-test 2012 ,		29
252	Ping-pong test: Compact test vector generation for reversible circuits 2012 ,		13
251	Test pin count reduction for NoC-based Test delivery in multicore SOCs 2012 ,		8
250	Reduced-Complexity Transition-Fault Test Generation for Non-scan Circuits through High-Level Mutant Injection 2012 ,		2
249	Simultaneous Optimization of Droplet Routing and Control-Pin Mapping to Electrodes in Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 242-254	2.5	17
248	Testing of Low-cost Digital Microfluidic Biochips with Non-Regular Array Layouts. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2012 , 28, 243-255	0.7	2
247	Thermal-Aware Test Schedule and TAM Co-Optimization for Three-Dimensional IC. <i>Active and Passive Electronic Components</i> , 2012 , 2012, 1-10	0.3	1
246	Congestion-aware layout design for high-throughput digital microfluidic biochips. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2012 , 8, 1-23	1.7	6
245	TSV open defects in 3D integrated circuits 2012 ,		70
244	Dictionary-based error recovery in cyberphysical digital-microfluidic biochips 2012,		24
243	Design of pin-constrained general-purpose digital microfluidic biochips 2012 ,		11
242	Looking ahead at the role of electronic design automation in synthetic biology [From the EIC]. <i>IEEE Design and Test of Computers</i> , 2012 , 29, 4-4		
241	Electronic Design Methods and Technologies for Green Buildings. <i>IEEE Design and Test of Computers</i> , 2012 , 29, 4-4		
240	Towards smarter silicon and data-driven design of integrated circuits [From the EIC]. <i>IEEE Design and Test of Computers</i> , 2012 , 29, 4-5		
239	Test generation for clock-domain crossing faults in integrated circuits 2012,		5

238	On-Chip Sample Preparation with Multiple Dilutions Using Digital Microfluidics 2012,		27
237	2012,		5
236	Functional Test-Sequence Grading at Register-Transfer Level. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2012 , 20, 1890-1894	2.6	5
235	A cyberphysical synthesis approach for error recovery in digital microfluidic biochips 2012 ,		7
234	Pre-bond testing of die logic and TSVs in high performance 3D-SICs 2012 ,		3
233	3D-Scalable Adaptive Scan (3D-SAS) 2012 ,		2
232	Error-Tolerant Digital Microfluidic Lab-on-Chip. <i>The Electrical Engineering Handbook</i> , 2012 , 867-892		
231	. IEEE Journal on Selected Areas in Communications, 2011 , 29, 582-594	14.2	91
230	Delay Test and Small-Delay Defects 2011 , 21-36		5
229	SDD-Based Hybrid Method 2011 , 105-118		
228	Long Path-Based Hybrid Method 2011 , 37-60		
227	Introduction to VLSI Testing 2011 , 1-19		
226	Test-wrapper optimisation for embedded cores in through-silicon via-based three-dimensional system on chips. <i>IET Computers and Digital Techniques</i> , 2011 , 5, 186	0.9	7
225	Co-optimization of droplet routing and pin assignment in disposable digital microfluidic biochips 2011 ,		14
224	Pre-bond probing of TSVs in 3D stacked ICs 2011 ,		71
223	A Metric to Target Small-Delay Defects in Industrial Circuits. <i>IEEE Design and Test of Computers</i> , 2011 , 28, 52-61		2
222	Generation of Compact Stuck-At Test Sets Targeting Unmodeled Defects. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 787-791	2.5	4
221	Broadcast Electrode-Addressing and Scheduling Methods for Pin-Constrained Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 986-99	2 95	31

220	Test-Architecture Optimization and Test Scheduling for TSV-Based 3-D Stacked ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 1705-1718	2.5	41
219	MVP: Minimum-Violations Partitioning for Reducing Capture Power in At-Speed Delay-Fault Testing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 1762-1	1767	3
218	Fault Diagnosis in Lab-on-Chip Using Digital Microfluidic Logic Gates. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2011 , 27, 69-83	0.7	3
217	Test Planning in Digital Microfluidic Biochips Using Efficient Eulerization Techniques. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2011 , 27, 657-671	0.7	11
216	Analysis of Resistive Bridge Defect Delay Behavior in the Presence of Process Variation 2011,		6
215	Identification of Defective TSVs in Pre-Bond Testing of 3D ICs 2011 ,		21
214	Smart diagnosis: Efficient board-level diagnosis and repair using artificial neural networks 2011,		23
213	Testing and Design-for-Testability Techniques for 3D Integrated Circuits 2011 ,		9
212	A BIST scheme for testing and repair of multi-mode power switches 2011 ,		4
211	Test Scheduling for Multicore SoCs with Dynamic Voltage Scaling and Multiple Voltage Islands 2011 ,		7
210	Layout-Aware Solution Preparation for Biochemical Analysis on a Digital Microfluidic Biochip 2011,		31
209	Signature Analysis for Testing, Diagnosis, and Repair of Multi-mode Power Switches 2011 ,		3
208	Testing of Clock-Domain Crossing Faults in Multi-core System-on-Chip 2011 ,		6
207	Defect-Oriented LFSR Reseeding to Target Unmodeled Defects Using Stuck-at Test Sets. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 2330-2335	2.6	9
206	Reliability-oriented broadcast electrode-addressing for pin-constrained digital microfluidic biochips 2011 ,		27
205	Digital microfluidic biochips 2011 ,		4
204	Digital microfluidic biochips 2011 ,		37
203	Ranking of Suspect Faulty Blocks Using Dataflow Analysis and Dempster-Shafer Theory for the Diagnosis of Board-Level Functional Failures 2011 ,		3

202	On Generation of 1-Detect TDF Pattern Set with Significantly Increased SDD Coverage 2011,		1
201	Deterministic test for the reproduction and detection of board-level functional failures 2011 ,		1
200	On residue removal in digital microfluidic biochips 2011 ,		11
199	Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore. <i>Lecture Notes in Electrical Engineering</i> , 2011 , 263-285	0.2	
198	On-chip biochemical sample preparation using digital microfluidics 2011,		22
197	Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips 2010 ,		29
196	Digital microfluidic biochips: A vision for functional diversity and more than moore 2010,		42
195	Soft error-aware design optimization of low power and time-constrained embedded systems 2010 ,		5
194	Digital Microfluidic Biochips: A Vision for Functional Diversity and More Than Moore 2010,		5
193	Testing of Digital Microfluidic Biochips Using Improved Eulerization Techniques and the Chinese Postman Problem 2010 ,		6
192	Integrated control-path design and error recovery in the synthesis of digital microfluidic lab-on-chip. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2010 , 6, 1-28	1.7	64
191	An Energy-Efficient Data Delivery Scheme for Delay-Sensitive Traffic in Wireless Sensor Networks. <i>International Journal of Distributed Sensor Networks</i> , 2010 , 6, 792068	1.7	5
190	Datacollection in Event-Driven Wireless Sensor Networks with Mobile Sinks. <i>International Journal of Distributed Sensor Networks</i> , 2010 , 6, 402680	1.7	3
189	2010,		17
188	RT-level design-for-testability and expansion of functional test sequences for enhanced defect coverage 2010 ,		6
187	Circuit Topology-Based Test Pattern Generation for Small-Delay Defects 2010 ,		14
186	MVP: Capture-power reduction with minimum-violations partitioning for delay testing 2010,		10
185	Defect Coverage-Driven Window-Based Test Compression 2010 ,		2

184	Power-Aware Test Data Compression and BIST 2010 , 147-173	1
183	Digital Microfluidic Logic Gates and Their Application to Built-in Self-Test of Lab-on-Chip. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2010 , 4, 250-62	24
182	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 552-565 2.5	44
181	Test-Pattern Selection for Screening Small-Delay Defects in Very-Deep Submicrometer Integrated Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 760-773.5	45
180	Design Tools for Digital Microfluidic Biochips: Toward Functional Diversification and More Than Moore. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 1001-1017	56
179	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 1409-1421 2.5	6
178	Optimization of Dilution and Mixing of Biochemical Samples Using Digital Microfluidic Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 1696-1708	91
177	Mimicking of Functional State Space with Structural Tests for the Diagnosis of Board-Level Functional Failures 2010 ,	2
176	Digital Microfluidic Biochips: A Vision for Functional Diversity and More than Moore 2010,	9
175	Synchronization of Concurrently-Implemented Fluidic Operations in Pin-Constrained Digital Microfluidic Biochips 2010 ,	6
174	Test-architecture optimization for TSV-based 3D stacked ICs 2010 ,	40
173	Pin-count-aware online testing of digital microfluidic biochips 2010 ,	9
172	Testing of Low-Cost Digital Microfluidic Biochips with Non-regular Array Layouts 2010,	4
171	A Noise-Aware Hybrid Method for SDD Pattern Grading and Selection 2010 ,	4
170	Optimization and Selection of Diagnosis-Oriented Fault-Insertion Points for System Test 2010,	1
169	Toward fault-tolerant and reconfigurable digital microfluidic biochips 2010 ,	2
168	Board-level fault diagnosis using an error-flow dictionary 2010 ,	6
167	Pin-Constrained Designs of Digital Microfluidic Biochips for High-Throughput Bioassays 2010 ,	5

166	Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis 2010 ,		36
165	Board-level fault diagnosis using Bayesian inference 2010 ,		24
164	Optimization methods for post-bond die-internal/external testing in 3D stacked ICs 2010,		39
163	RTL DFT Techniques to Enhance Defect Coverage for Functional Test Sequences. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2010 , 26, 151-164	0.7	2
162	Test-access mechanism optimization for core-based three-dimensional SOCs. <i>Microelectronics Journal</i> , 2010 , 41, 601-615	1.8	22
161	Cross-contamination avoidance for droplet routing in digital microfluidic biochips 2009,		1
160	RT-Level Deviation-Based Grading of Functional Test Sequences 2009,		14
159	2009,		4
158	Seed selection in LFSR-reseeding-based test compression for the detection of small-delay defects 2009 ,		5
157	Diverse Bouting Evaluiting Casial Behavior for Bouting in Delay Telegant Nativerks 2000		
157	Diverse Routing: Exploiting Social Behavior for Routing in Delay-Tolerant Networks 2009 ,		10
156	Generation of compact test sets with high defect coverage 2009 ,		9
		1.7	
156	Generation of compact test sets with high defect coverage 2009 , Scan-chain design and optimization for three-dimensional integrated circuits. <i>ACM Journal on</i>	1.7	9
156 155	Generation of compact test sets with high defect coverage 2009, Scan-chain design and optimization for three-dimensional integrated circuits. ACM Journal on Emerging Technologies in Computing Systems, 2009, 5, 1-26 SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects. ACM Transactions on Design Automation of Electronic Systems, 2009,		9 23
156 155 154	Generation of compact test sets with high defect coverage 2009, Scan-chain design and optimization for three-dimensional integrated circuits. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2009, 5, 1-26 SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2009, 14, 1-27 On-Line Testing of Lab-on-Chip Using Reconfigurable Digital-Microfluidic Compactors. <i>International</i>	1.5	9 23 4
156 155 154 153	Generation of compact test sets with high defect coverage 2009, Scan-chain design and optimization for three-dimensional integrated circuits. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2009, 5, 1-26 SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2009, 14, 1-27 On-Line Testing of Lab-on-Chip Using Reconfigurable Digital-Microfluidic Compactors. <i>International Journal of Parallel Programming</i> , 2009, 37, 370-388	1.5	9 23 4
156 155 154 153	Generation of compact test sets with high defect coverage 2009, Scan-chain design and optimization for three-dimensional integrated circuits. ACM Journal on Emerging Technologies in Computing Systems, 2009, 5, 1-26 SOC test-architecture optimization for the testing of embedded cores and signal-integrity faults on core-external interconnects. ACM Transactions on Design Automation of Electronic Systems, 2009, 14, 1-27 On-Line Testing of Lab-on-Chip Using Reconfigurable Digital-Microfluidic Compactors. International Journal of Parallel Programming, 2009, 37, 370-388 Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs 2009,	1.5	9 23 4 10

148	Wafer-Level Defect Screening for B ig-D/Small-A[Mixed-Signal SoCs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2009 , 17, 587-592	2.6	3
147	Physical defect modeling for fault insertion in system reliability test 2009 ,		12
146	Optimization of droplet routing for an n-plex bioassay on a digital microfluidic lab-on-chip 2009,		2
145	Power Management Using Test-Pattern Ordering for Wafer-Level Test During Burn-In. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2009 , 17, 1730-1741	2.6	3
144	Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization, and Test Scheduling. <i>IEEE Transactions on Computers</i> , 2009 , 58, 409-423	2.5	32
143	Fault modeling and functional test methods for digital microfluidic biochips. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2009 , 3, 241-53	5.1	41
142	Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing of Core-Based SoCs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2009 , 28, 111-120	2.5	6
141	Connecting fabrication defects to fault models and simulation program with integrated circuit emphasis simulations for DNA self-assembled nanoelectronics. <i>IET Computers and Digital Techniques</i> , 2009 , 3, 553	0.9	4
140	Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint 2009 ,		46
139	Digital Microfluidic Logic Gates. <i>Lecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering,</i> 2009 , 54-60	0.2	
138	. IEEE Design and Test of Computers, 2008, 25, 372-381		29
137	Test-Pattern Grading and Pattern Selection for Small-Delay Defects. VLSI Test Symposium (VTS), Proceedings, IEEE, 2008,		46
136	Defect-aware high-level synthesis and module placement for microfluidic biochips. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2008 , 2, 50-62	5.1	19
135	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008 , 27, 1905-1917	2.5	33
134	Cycle-Accurate Test Power Modeling and Its Application to SoC Test Architecture Design and Scheduling. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2008 , 27, 97, 100 per computer and Systems and S	3- ² 9 7 7	19
133	. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008 , 27, 999-1012	2.5	14
132	Fault diagnosis for lab-on-chip using digital microfluidic logic gates 2008,		1
131	Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns 2008,		12

130	SOC Test Optimization with Compression-Technique Selection 2008,		1
129	Accelerated Functional Testing of Digital Microfluidic Biochips 2008,		2
128	On-Line Testing of Lab-on-Chip Using Digital Microfluidic Compactors 2008,		6
127	Accelerated Functional Testing of Digital Microfluidic Biochips 2008,		7
126	Test-Access Solutions for Three-Dimensional SOCs 2008,		1
125	Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects 2008,		33
124	Test-Pattern Ordering for Wafer-Level Test-During-Burn-In. VLSI Test Symposium (VTS), Proceedings, IEEE, 2008 ,		6
123	. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008, 16, 432-443	2.6	59
122	Test-access mechanism optimization for core-based three-dimensional SOCs 2008,		55
121	System/Network-On-Chip Test Architectures 2008, 171-224		
121	System/Network-On-Chip Test Architectures 2008, 171-224 Integrated droplet routing and defect tolerance in the synthesis of digital microfluidic biochips. ACM Journal on Emerging Technologies in Computing Systems, 2008, 4, 1-24	1.7	24
	Integrated droplet routing and defect tolerance in the synthesis of digital microfluidic biochips.	1.7	24
120	Integrated droplet routing and defect tolerance in the synthesis of digital microfluidic biochips. ACM Journal on Emerging Technologies in Computing Systems, 2008, 4, 1-24 Power-aware SoC test planning for effective utilization of port-scalable testers. ACM Transactions	,	24 4 87
120	Integrated droplet routing and defect tolerance in the synthesis of digital microfluidic biochips. ACM Journal on Emerging Technologies in Computing Systems, 2008, 4, 1-24 Power-aware SoC test planning for effective utilization of port-scalable testers. ACM Transactions on Design Automation of Electronic Systems, 2008, 13, 1-19 Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips	,	4
120 119 118	Integrated droplet routing and defect tolerance in the synthesis of digital microfluidic biochips. ACM Journal on Emerging Technologies in Computing Systems, 2008, 4, 1-24 Power-aware SoC test planning for effective utilization of port-scalable testers. ACM Transactions on Design Automation of Electronic Systems, 2008, 13, 1-19 Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips 2008,	,	4 8 ₇
120 119 118	Integrated droplet routing and defect tolerance in the synthesis of digital microfluidic biochips. ACM Journal on Emerging Technologies in Computing Systems, 2008, 4, 1-24 Power-aware SoC test planning for effective utilization of port-scalable testers. ACM Transactions on Design Automation of Electronic Systems, 2008, 13, 1-19 Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips 2008, Automated design of digital microfluidic lab-on-chip under pin-count constraints 2008, Introduction to DAC 2007 special section. ACM Journal on Emerging Technologies in Computing	1.5	4 8 ₇
120 119 118 117	Integrated droplet routing and defect tolerance in the synthesis of digital microfluidic biochips. ACM Journal on Emerging Technologies in Computing Systems, 2008, 4, 1-24 Power-aware SoC test planning for effective utilization of port-scalable testers. ACM Transactions on Design Automation of Electronic Systems, 2008, 13, 1-19 Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips 2008, Automated design of digital microfluidic lab-on-chip under pin-count constraints 2008, Introduction to DAC 2007 special section. ACM Journal on Emerging Technologies in Computing Systems, 2008, 4, 1-2	1.5	4 87 6 32

112	Power Management for Wafer-Level Test During Burn-In 2008 ,		2
111	Towards fault-tolerant digital microfluidic lab-on-chip: Defects, fault modeling, testing, and reconfiguration 2008 ,		25
110	A Selective Scan Slice Encoding Technique for Test Data Volume and Test Power Reduction. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2008 , 24, 353-364	0.7	10
109	SoC Testing Using LFSR Reseeding, and Scan-Slice- Based TAM Optimization and Test Scheduling 2007 ,		6
108	Wafer-Level Modular Testing of Core-Based SoCs. <i>IEEE Transactions on Very Large Scale Integration</i> (VLSI) Systems, 2007 , 15, 1144-1154	2.6	3
107	An ECO Technique for Removing Crosstalk Violations in Clock Networks 2007,		3
106	Defect-Aware Synthesis of Droplet-Based Microfluidic Biochips 2007,		1
105	Parallel scan-like test and multiple-defect diagnosis for digital microfluidic biochips. <i>IEEE Transactions on Biomedical Circuits and Systems</i> , 2007 , 1, 148-58	5.1	72
104	Privacy-Preserving Detection of Sybil Attacks in Vehicular Ad Hoc Networks 2007,		44
103	Guest Editors' Introduction: Biochips and Integrated Biosensor Platforms. <i>IEEE Design and Test of Computers</i> , 2007 , 24, 8-9		2
102	Built-in Self-test and Defect Tolerance in Molecular Electronics-based Nanofabrics. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2007 , 23, 145-161	0.7	4
101	Testing and Diagnosis of Realistic Defects in Digital Microfluidic Biochips. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2007 , 23, 219-233	0.7	48
100	A Seed-Selection Method to Increase Defect Coverage for LFSR-Reseeding-Based Test Compression. <i>Proceedings of the IEEE European Test Workshop</i> , 2007 ,		7
99	Automated design of pin-constrained digital microfluidic biochips under droplet-interference constraints. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2007 , 3, 14	1.7	37
98	Scan-BIST based on cluster analysis and the encoding of repeating sequences. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2007 , 12, 1-21	1.5	1
97	Redundancy Analysis and a Distributed Self-Organization Protocol for Fault-Tolerant Wireless Sensor Networks. <i>International Journal of Distributed Sensor Networks</i> , 2007 , 3, 243-272	1.7	7
96	Integrated droplet routing in the synthesis of microfluidic biochips. <i>Proceedings - Design Automation Conference</i> , 2007 ,		15
95	Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip 2007 ,		14

(2006-2007)

94	Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2007 , 26, 1539-1547	2.5	8	
93	Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs. <i>IEEE Transactions on Computers</i> , 2007 , 56, 120-133	2.5	5	
92	Distributed Mobility Management for Target Tracking in Mobile Sensor Networks. <i>IEEE Transactions on Mobile Computing</i> , 2007 , 6, 872-887	4.6	67	
91	Parallel Scan-Like Testing and Fault Diagnosis Techniques for Digital Microfluidic Biochips. <i>Proceedings of the IEEE European Test Workshop</i> , 2007 ,		7	
90	A Cross-Referencing-Based Droplet Manipulation Method for High-Throughput and Pin-Constrained Digital Microfluidic Arrays 2007 ,		24	
89	AWafer-Level Defect Screening Technique to Reduce Test and Packaging Costs for "Big-D/Small-A" Mixed-Signal SoCs 2007 ,		1	
88	Integrated Droplet Routing in the Synthesis of Microfluidic Biochips. <i>Proceedings - Design Automation Conference</i> , 2007 ,		14	
87	A Hierarchical Design Platform for Microelectrofluidic Systems (MEFS) 2006 , 197-234			
86	Module placement for fault-tolerant microfluidics-based biochips. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2006 , 11, 682-710	1.5	81	
85	Yield enhancement of reconfigurable microfluidics-based biochips using interstitial redundancy. ACM Journal on Emerging Technologies in Computing Systems, 2006, 2, 104-128	1.7	21	
84	Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications* 2006 ,		14	
83	Concurrent testing of digital microfluidics-based biochips. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2006 , 11, 442-464	1.5	32	
82	Cost model driven test resource partitioning for SoCs. <i>Electronics Letters</i> , 2006 , 42, 915	1.1	О	
81	Droplet-trace-based array partitioning and a pin assignment algorithm for the automated design of digital microfluidic biochips 2006 ,		51	
80	Cycle-Accurate Test Power Modeling and its Application to SoC Test Scheduling. <i>IEEE International Test Conference (TC)</i> , 2006 ,		9	
79	An Efficient Test Pattern Selection Method for Improving Defect Coverage with Reduced Test Data Volume and Test Application Time. <i>Proceedings of the Asian Test Symposium</i> , 2006 ,		12	
78	Defect Tolerance Based on Graceful Degradation and Dynamic Reconfiguration for Digital Microfluidics-Based Biochips. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2006 , 25, 2944-2953	2.5	10	
77	MICROFLUIDICS-BASED BIOCHIPS: TECHNOLOGY ISSUES, IMPLEMENTATION PLATFORMS, AND DESIGN AUTOMATION CHALLENGES 2006 , 1-29		8	

76	Automated Design of Microfluidics-Based Biochips: Connecting Biochemistry to Electronics CAD. <i>Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors</i> , 2006 ,		1
75	Test Planning and Test Resource Optimization for Droplet-Based Microfluidic Systems. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2006 , 22, 199-210	0.7	32
74	Digital Microfluidic Biochips 2006 ,		63
73	A distributed coverage- and connectivity-centric technique for selecting active nodes in wireless sensor networks. <i>IEEE Transactions on Computers</i> , 2005 , 54, 978-991	2.5	176
72	Location-aided flooding: an energy-efficient data dissemination protocol for wireless-sensor networks. <i>IEEE Transactions on Computers</i> , 2005 , 54, 36-46	2.5	69
71	Design automation for microfluidics-based biochips. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2005 , 1, 186-223	1.7	32
70	Design and analysis of compact dictionaries for diagnosis in scan-BIST. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2005 , 13, 979-984	2.6	3
69	Nine-coded compression technique for testing embedded cores in SoCs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2005 , 13, 719-731	2.6	96
68	Fault-Tolerant Self-organization in Sensor Networks. <i>Lecture Notes in Computer Science</i> , 2005 , 191-205	0.9	
67	. IEEE Sensors Journal, 2005 , 5, 763-773	4	60
66	Editorial Appointments for 2005\(\textit{1006}\) Term. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2005 , 13, 773-782	2.6	
65	Redundancy modelling and array yield analysis for repairable embedded memories. <i>IEE Proceedings: Computers and Digital Techniques</i> , 2005 , 152, 97		15
64	. IEEE Transactions on Reliability, 2005 , 54, 145-155	4.6	87
64	. IEEE Transactions on Reliability, 2005, 54, 145-155 Pruning-based, energy-optimal, deterministic I/O device scheduling for hard real-time systems. Transactions on Embedded Computing Systems, 2005, 4, 141-167	1.8	87
	Pruning-based, energy-optimal, deterministic I/O device scheduling for hard real-time systems.		,
63	Pruning-based, energy-optimal, deterministic I/O device scheduling for hard real-time systems. Transactions on Embedded Computing Systems, 2005, 4, 141-167		44
63 62	Pruning-based, energy-optimal, deterministic I/O device scheduling for hard real-time systems. Transactions on Embedded Computing Systems, 2005, 4, 141-167 Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips 2005,		123

(2002-2004)

58	Analysis of Test Application Time for Test Data Compression Methods Based on Compression Codes. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2004 , 20, 199-212	0.7	
57	A Signature Analysis Technique for the Identification of Failing Vectors with Application to Scan-BIST*. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2004 , 20, 611-622	0.7	2
56	On Using Exponential-Golomb Codes and Subexponential Codes for System-on-a-Chip Test Data Compression. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2004 , 20, 667-670	0.7	11
55	Uncertainty-aware and coverage-oriented deployment for sensor networks. <i>Journal of Parallel and Distributed Computing</i> , 2004 , 64, 788-798	4.4	120
54	Sensor deployment and target localization in distributed sensor networks. <i>Transactions on Embedded Computing Systems</i> , 2004 , 3, 61-91	1.8	325
53	Dynamic adaptation for fault tolerance and power management in embedded real-time systems. <i>Transactions on Embedded Computing Systems</i> , 2004 , 3, 336-360	1.8	38
52	Compact dictionaries for fault diagnosis in scan-BIST. IEEE Transactions on Computers, 2004, 53, 775-780	0 2.5	14
51	Space compaction of test responses using orthogonal transmission functions [logic testing]. <i>IEEE Transactions on Instrumentation and Measurement</i> , 2003 , 52, 1353-1362	5.2	3
50	Parity bit signature in response data compaction and built-in self-testing of VLSI circuits with nonexhaustive test sets. <i>IEEE Transactions on Instrumentation and Measurement</i> , 2003 , 52, 1363-1380	5.2	15
49	Test data compression using dictionaries with selective entries and fixed-length indices. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2003 , 8, 470-490	1.5	54
48	Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes. <i>IEEE Transactions on Computers</i> , 2003 , 52, 1076-1088	2.5	143
47	Test access mechanism optimization, test scheduling, and tester data volume reduction for system-on-chip. <i>IEEE Transactions on Computers</i> , 2003 , 52, 1619-1631	2.5	77
46	A synthesis-for-transparency approach for hierarchical and system-on-a-chip test. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2003 , 11, 167-179	2.6	7
45	Sensor deployment and target localization based on virtual forces 2003,		497
44	Cooling of integrated circuits using droplet-based microfluidics 2003,		29
43	Data compression in space under generalized mergeability based on concepts of cover table and frequency ordering. <i>IEEE Transactions on Instrumentation and Measurement</i> , 2002 , 51, 150-172	5.2	7
42	Integrated hierarchical design of microelectrofluidic systems using SystemC. <i>Microelectronics Journal</i> , 2002 , 33, 459-470	1.8	10
41	Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , 2002 , 18, 213-230	0.7	184

40	Pruning-based energy-optimal device scheduling for hard real-time systems 2002,		3
39	Reduction of SOC test data volume, scan power and testing time using alternating run-length codes. <i>Proceedings - Design Automation Conference</i> , 2002 ,		9
38	High Performance Sensor Integration in Distributed Sensor Networks Using Mobile Agents. <i>International Journal of High Performance Computing Applications</i> , 2002 , 16, 325-335	1.8	8
37	Test bus sizing for system-on-a-chip. <i>IEEE Transactions on Computers</i> , 2002 , 51, 449-459	2.5	17
36	Grid coverage for surveillance and target location in distributed sensor networks. <i>IEEE Transactions on Computers</i> , 2002 , 51, 1448-1453	2.5	599
35	Microelectrofluidic Systems 2002 ,		3
34	On Concurrent Test of Core-Based SOC Design. Frontiers in Electronic Testing, 2002, 37-50		5
33	On IEEE P1500日 Standard for Embedded Core Test. Frontiers in Electronic Testing, 2002, 1-19		О
32	CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing. <i>Frontiers in Electronic Testing</i> , 2002 , 91-109		2
31	Test Resource Partitioning for System-on-a-Chip. Frontiers in Electronic Testing, 2002,		17
30	An Integrated Framework for the Design and Optimization of SOC Test Solutions. <i>Frontiers in Electronic Testing</i> , 2002 , 21-36		4
29	A Novel Reconfigurable Wrapper for Testing of Embedded Core-Based SOCs and its Associated Scheduling Algorithm. <i>Frontiers in Electronic Testing</i> , 2002 , 51-70		3
28	Real-time task scheduling for energy-aware embedded systems. <i>Journal of the Franklin Institute</i> , 2001 , 338, 729-750	4	33
27	On Using Twisted-Ring Counters for Test Set Embedding in BIST. <i>Journal of Electronic Testing:</i> Theory and Applications (JETTA), 2001 , 17, 529-542	0.7	11
26	Distributed sensor networks review of recent research. <i>Journal of the Franklin Institute</i> , 2001 , 338, 655-668	4	103
25	Optimal test access architectures for system-on-a-chip. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2001 , 6, 26-49	1.5	69
24	Combining low-power scan testing and test data compression for system-on-a-chip 2001,		51
23	Investigating the effect of voltage-switching on low-energy task scheduling in hard real-time systems 2001 ,		12

Dynamic I/O power management for hard real-time systems 2001, 2.2 14 Efficient Test Application for Core-Based Systems Using Twisted-Ring Counters. VLSI Design, 2001, 21 12, 475-486 Distributed Multi-Resolution Data Integration Using Mobile Agents 2001, 6 20 Test-set embedding based on width compression for mixed-mode BIST. IEEE Transactions on 19 5.2 9 Instrumentation and Measurement, 2000, 49, 671-678 Space compression revisited. IEEE Transactions on Instrumentation and Measurement, 2000, 49, 690-705 5.2 18 13 Design of system-on-a-chip test access architectures under place-and-route and power constraints 56 17 2000. 16 . IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000, 8, 633-636 2.6 18 On the covering of vertices for fault diagnosis in hypercubes. Information Processing Letters, 1999, 0.8 15 69, 99-103 Deterministic Built-in Pattern Generation for Sequential Circuits. Journal of Electronic Testing: 28 0.7 14 Theory and Applications (JETTA), 1999, 15, 97-114 On a new class of codes for identifying vertices in graphs. IEEE Transactions on Information Theory, 2.8 13 243 **1998**, 44, 599-611 . IEEE Transactions on Instrumentation and Measurement, 1998, 47, 21-25 12 5.2 10 Zero-aliasing space compaction of test responses using multiple parity signatures. IEEE 2.6 11 9 Transactions on Very Large Scale Integration (VLSI) Systems, 1998, 6, 309-313 Optimal zero-aliasing space compaction of test responses. IEEE Transactions on Computers, 1998, 28 10 2.5 47, 1171-1187 An efficient finite-state machine implementation of Huffman decoders. *Information Processing* 0.8 9 9 Letters, 1997, 64, 271-275 Balance testing and balance-testable design of logic circuits. Journal of Electronic Testing: Theory 8 0.7 5 and Applications (JETTA), 1996, 8, 71-86 . IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995, 3, 72-83 2.6 10 6 Adaptive and reconfiguration-based error recovery in cyberphysical biochips 469-488 Sensor Deployment, Self-Organization, and Localization11-90

4	Fault recovery based on checkpointing for hard real-time embedded systems	16
3	Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip	1
2	Digital Microfluidic Biochips	52
1	Study on Combined Test-Data Compression and Test Planning for Testing of Modular SoCs. Advances in Computer and Electrical Engineering Book Series, 434-459	0.3