

# Saeed Safari

## List of Publications by Citations

**Source:** <https://exaly.com/author-pdf/928603/saeed-safari-publications-by-citations.pdf>

**Version:** 2024-04-20

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

66

papers

431

citations

10

h-index

17

g-index

83

ext. papers

572

ext. citations

1.9

avg, IF

3.68

L-index

#	Paper	IF	Citations
66	OPLÉ. <i>Transactions on Embedded Computing Systems</i> , <b>2015</b> , 14, 1-23	1.8	60
65	Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2016</b> , 21, 1-25	1.5	31
64	FPGA implementation of a biological neural network based on the Hodgkin-Huxley neuron model. <i>Frontiers in Neuroscience</i> , <b>2014</b> , 8, 379	5.1	27
63	Parallel scalable hardware implementation of asynchronous discrete particle swarm optimization. <i>Engineering Applications of Artificial Intelligence</i> , <b>2010</b> , 23, 177-187	7.2	22
62	Reliability in Application Specific Mesh-Based NoC Architectures <b>2008</b> ,		19
61	Evaluation of SiC power devices for a high power density matrix converter <b>2012</b> ,		16
60	Negative Exponential Distribution Traffic Pattern for Power/Performance Analysis of Network on Chips <b>2009</b> ,		16
59	An efficient medium access control protocol for WSN-UAV. <i>Ad Hoc Networks</i> , <b>2016</b> , 52, 146-159	4.8	14
58	SEERAD: A high speed yet energy-efficient rounding-based approximate divider <b>2016</b> ,		14
57	Time-domain modeling of nonlinear circuits using deep recurrent neural network technique. <i>AEU - International Journal of Electronics and Communications</i> , <b>2019</b> , 100, 66-74	2.8	11
56	Securing Embedded Processors against Power Analysis Based Side Channel Attacks Using Reconfigurable Architecture <b>2011</b> ,		10
55	Fault Tolerant Arithmetic Operations with Multiple Error Detection and Correction <b>2007</b> ,		9
54	SOPC-Based Architecture for Discrete Particle Swarm Optimization <b>2007</b> ,		9
53	HW/SW architecture for soft-error cancellation in real-time operating system. <i>IEICE Electronics Express</i> , <b>2007</b> , 4, 755-761	0.5	9
52	A Scalable FPGA Architecture for Randomly Connected Networks of Hodgkin-Huxley Neurons. <i>Frontiers in Neuroscience</i> , <b>2018</b> , 12, 698	5.1	9
51	Dynamic behavioral modeling of nonlinear circuits using a novel recurrent neural network technique. <i>International Journal of Circuit Theory and Applications</i> , <b>2019</b> , 47, 1071-1085	2	8
50	A cross-layer SER analysis in the presence of PVTA variations. <i>Microelectronics Reliability</i> , <b>2015</b> , 55, 1013-1027	10.27	8

49	Designing an ultra-high-speed multiply-accumulate structure. <i>Microelectronics Journal</i> , <b>2008</b> , 39, 1476-1484	1.8	8
48	Reliability-Aware Task Scheduling using Clustered Replication for Multi-core Real-Time systems <b>2016</b> ,		6
47	Fault-aware and Reconfigurable Routing Algorithms for Networks-on-Chip. <i>IETE Journal of Research</i> , <b>2011</b> , 57, 215	0.9	6
46	Scalable Architecture for on-Chip Neural Network Training using Swarm Intelligence <b>2008</b> ,		6
45	A HW/SW Architecture to Reduce the Effects of Soft-Errors in Real-Time Operating System Services <b>2007</b> ,		6
44	A cross-layer approach to online adaptive reliability prediction of transient faults <b>2015</b> ,		5
43	Fast and accurate architectural vulnerability analysis for embedded processors using Instruction Vulnerability Factor. <i>Microprocessors and Microsystems</i> , <b>2016</b> , 42, 113-126	2.4	5
42	Fast implementation of dense stereo vision algorithms on a highly parallel SIMD architecture. <i>Journal of Real-Time Image Processing</i> , <b>2013</b> , 8, 421-435	1.9	5
41	The impact of switching frequency on input filter design for high power density matrix converter <b>2014</b> ,		5
40	An efficient reliability simulation flow for evaluating the hot carrier injection effect in CMOS VLSI circuits <b>2012</b> ,		5
39	Forecasting-Based Dynamic Virtual Channels Allocation for Power Optimization of Network-on-Chips <b>2009</b> ,		5
38	Scalable architecture for on-chip neural network training using swarm intelligence <b>2008</b> ,		5
37	HW/SW partitioning using discrete particle swarm <b>2007</b> ,		5
36	Reliability aware throughput management of chip multi-processor architecture via thread migration. <i>Journal of Supercomputing</i> , <b>2016</b> , 72, 1363-1380	2.5	4
35	FPGA Implementation of a Cortical Network Based on the Hodgkin-Huxley Neuron Model. <i>Lecture Notes in Computer Science</i> , <b>2012</b> , 243-250	0.9	4
34	Highly parallel and fast implementation of stereo vision algorithms on MIMD many-core Tiler architecture <b>2012</b> ,		4
33	An Intelligent MLFQ Scheduling Algorithm (IMLFQ) with Fault Tolerant Mechanism <b>2006</b> ,		4
32	CMV: Clustered Majority Voting Reliability-Aware Task Scheduling for Multicore Real-Time Systems. <i>IEEE Transactions on Reliability</i> , <b>2019</b> , 68, 187-200	4.6	4

31	LORAP: Low-Overhead Power and Reliability-Aware Task Mapping Based on Instruction Footprint for Real-Time Applications <b>2017</b> ,		3
30	Reliability-aware simultaneous multithreaded architecture using online architectural vulnerability factor estimation. <i>IET Computers and Digital Techniques</i> , <b>2015</b> , 9, 124-133	0.9	3
29	Reliability assessment of networks-on-chip based on analytical models. <i>Journal of Zhejiang University: Science A</i> , <b>2009</b> , 10, 1801-1814	2.1	3
28	Real-Time Parallel Implementation of SSD Stereo Vision Algorithm on CSX SIMD Architecture. <i>Lecture Notes in Computer Science</i> , <b>2009</b> , 808-818	0.9	3
27	Cross-layer custom instruction selection to address PVTA variations and soft error. <i>Microelectronics Reliability</i> , <b>2015</b> , 55, 2423-2438	1.2	2
26	Design of NBTI-resilient extensible processors. <i>The Integration VLSI Journal</i> , <b>2015</b> , 49, 22-34	1.4	2
25	Considering the effect of process variations during the ISA extension design flow. <i>Microprocessors and Microsystems</i> , <b>2013</b> , 37, 713-724	2.4	2
24	An instance-based SER analysis in the presence of PVTA variations <b>2014</b> ,		2
23	Analysis of single-event effects in embedded processors for non-uniform fault tolerant design <b>2009</b> ,		2
22	On-Chip Verification of NoCs Using Assertion Processors <b>2007</b> ,		2
21	Improving Robustness of Real-Time Operating Systems (RTOS) Services Related to Soft-Errors <b>2007</b> ,		2
20	A Novel Merged Multiplier-Accumulator Embedded in DSP Coprocessor <b>2006</b> ,		2
19	A reconfigurable real-time neuromorphic hardware for spiking winner-take-all network. <i>International Journal of Circuit Theory and Applications</i> , <b>2020</b> , 48, 2141-2152	2	2
18	PVTA-aware approximate custom instruction extension technique: A cross-layer approach. <i>Microelectronics Reliability</i> , <b>2016</b> , 63, 267-277	1.2	1
17	A Majority-Based Reliability-Aware Task-Mapping in High-Performance Homogenous NoC Architectures <b>2016</b> ,		1
16	Impact of Process Variations on Speedup and Maximum Achievable Frequency of Extensible Processors. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , <b>2014</b> , 10, 1-25	1.7	1
15	<b>2012</b> ,		1
14	Evaluation of normally-off SiC JFET for a high power density matrix converter <b>2012</b> ,		1

13	Comparative performance evaluation of SiC power devices for high temperature and high frequency matrix converter <b>2013</b> ,		1
12	A 65nm 10GHz pipelined MAC structure <b>2008</b> ,		1
11	Mesh architecture for hardware implementation of Particle Swarm Optimization <b>2007</b> ,		1
10	15GHz low-voltage-swing carry-lookahead adder. <i>IEICE Electronics Express</i> , <b>2007</b> , 4, 696-700	0.5	1
9	A parameterized graph-based framework for high-level test synthesis. <i>The Integration VLSI Journal</i> , <b>2006</b> , 39, 363-381	1.4	1
8	Fast Parallel Model Estimation on the Cell Broadband Engine. <i>Lecture Notes in Computer Science</i> , <b>2010</b> , 469-480	0.9	1
7	Statistical analysis of asynchronous pipelines in presence of process variation using formal models. <i>The Integration VLSI Journal</i> , <b>2016</b> , 55, 98-117	1.4	1
6	Implementation-aware selection of the custom instruction set for extensible processors. <i>Microprocessors and Microsystems</i> , <b>2014</b> , 38, 681-691	2.4	0
5	Modeling Soft Error Propagation in Near-Threshold Combinational Circuits Using Neural Networks. <i>Journal of Electronic Testing: Theory and Applications (JETTA)</i> , <b>2019</b> , 35, 401-412	0.7	
4	Fast and accurate FPGA-based framework for processor architecture vulnerability analysis. <i>The Integration VLSI Journal</i> , <b>2016</b> , 53, 14-26	1.4	
3	An efficient temperature dependent hot carrier injection reliability simulation flow. <i>Microelectronics Reliability</i> , <b>2016</b> , 57, 10-19	1.2	
2	A memory-efficient canonical data structure for decimal floating point arithmetic systems modeling and verification. <i>Turkish Journal of Electrical Engineering and Computer Sciences</i> , <b>2019</b> , 27, 471-483	0.9	
1	A multiple-event propagation model in near-threshold combinational circuits using neural networks. <i>Journal of Computational Electronics</i> , <b>2021</b> , 20, 1032-1042	1.8	