## Angel de Castro

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/9268014/publications.pdf Version: 2024-02-01



#	Article	IF	CITATIONS
1	Automotive DC-DC bidirectional converter made with many interleaved buck stages. IEEE Transactions on Power Electronics, 2006, 21, 578-586.	7.9	330
2	Concurrent and simple digital controller of an AC/DC converter with power factor correction based on an FPGA. IEEE Transactions on Power Electronics, 2003, 18, 334-343.	7.9	122
3	FPGA-Based Digital Pulsewidth Modulator With Time Resolution Under 2 ns. IEEE Transactions on Power Electronics, 2008, 23, 3135-3141.	7.9	75
4	Power Factor Correction Without Current Sensor Based on Digital Current Rebuilding. IEEE Transactions on Power Electronics, 2010, 25, 1527-1536.	7.9	67
5	A Comparison of Simulation and Hardware-in-the- Loop Alternatives for Digital Control of Power Converters. IEEE Transactions on Industrial Informatics, 2012, 8, 491-500.	11.3	63
6	Analysis of the Buck Converter for Scaling the Supply Voltage of Digital Circuits. IEEE Transactions on Power Electronics, 2007, 22, 2432-2443.	7.9	49
7	Universal Digital Controller for Boost CCM Power Factor Correction Stages Based on Current Rebuilding Concept. IEEE Transactions on Power Electronics, 2014, 29, 3818-3829.	7.9	49
8	Current Self-Balance Mechanism in Multiphase Buck Converter. IEEE Transactions on Power Electronics, 2009, 24, 1600-1606.	7.9	44
9	High Resolution FPGA DPWM Based on Variable Clock Phase Shifting. IEEE Transactions on Power Electronics, 2010, 25, 1115-1119.	7.9	42
10	Digital-Control-Based Solution to the Effect of Nonidealities of the Inductors in Multiphase Converters. IEEE Transactions on Power Electronics, 2007, 22, 2155-2163.	7.9	40
11	Real-Time Hardware in the Loop Simulation Methodology for Power Converters Using LabVIEW FPGA. Energies, 2020, 13, 373.	3.1	35
12	An automotive 16 phases DC-DC converter. , 0, , .		33
13	Autonomous indoor ultrasonic positioning system based on a low-cost conditioning circuit. Measurement: Journal of the International Measurement Confederation, 2012, 45, 276-283.	5.0	30
14	A Reconfigurable Fpga-Based Architecture for Modular Nodes in Wireless Sensor Networks. , 2007, , .		28
15	FPGA based Digital Pulse Width Modulator with Time Resolution under 2 ns. IEEE Applied Power Electronics Conference and Exposition, 2007, , .	0.0	27
16	Resolution Analysis of Switching Converter Models for Hardware-in-the-Loop. IEEE Transactions on Industrial Informatics, 2014, 10, 1162-1170.	11.3	25
17	Single ADC Digital PFC Controller Using Precalculated Duty Cycles. IEEE Transactions on Power Electronics, 2014, 29, 996-1005.	7.9	25
18	HCTNav: A Path Planning Algorithm for Low-Cost Autonomous Robot Navigation in Indoor Environments. ISPRS International Journal of Geo-Information, 2013, 2, 729-748.	2.9	22

ANGEL DE CASTRO

#	Article	IF	CITATIONS
19	Comparison of Different Design Alternatives for Hardware-in-the-Loop of Power Converters. Electronics (Switzerland), 2021, 10, 926.	3.1	22
20	Simplified Occupancy Grid Indoor Mapping Optimized for Low-Cost Robots. ISPRS International Journal of Geo-Information, 2013, 2, 959-977.	2.9	20
21	Current error compensation for current-sensorless power factor corrector stage in continuous conduction mode. , 2012, , .		14
22	Hardware-in-the-Loop and Digital Control Techniques Applied to Single-Phase PFC Converters. Electronics (Switzerland), 2021, 10, 1563.	3.1	14
23	Exploring the Limits of Floating-Point Resolution for Hardware-In-the-Loop Implemented with FPGAs. Electronics (Switzerland), 2018, 7, 219.	3.1	13
24	Comparison of Power Converter Models with Losses for Hardware-in-the-Loop Using Different Numerical Formats. Electronics (Switzerland), 2019, 8, 1255.	3.1	13
25	Strategies for choosing an appropriate numerical method for FPGA-based HIL. International Journal of Electrical Power and Energy Systems, 2021, 132, 107186.	5.5	13
26	Autotuning digital controller for current sensorless power factor corrector stage in continuous conduction mode. , 2010, , .		12
27	ALO: An ultrasound system for localization and orientation based on angles. Microelectronics Journal, 2013, 44, 959-967.	2.0	12
28	Parametrizable Fixed-Point Arithmetic for HIL With Small Simulation Steps. IEEE Journal of Emerging and Selected Topics in Power Electronics, 2019, 7, 2467-2475.	5.4	12
29	High Resolution Pulse Width Modulators in FPGA. , 2007, , .		11
30	Pre-calculated duty cycle control implemented in FPGA for power factor correction. , 2009, , .		11
31	Word length selection method for HIL power converter models. International Journal of Electrical Power and Energy Systems, 2021, 129, 106721.	5.5	10
32	Analysis of the aliasing effect caused in hardware-in-the-loop when reading PWM inputs of power converters. International Journal of Electrical Power and Energy Systems, 2022, 136, 107678.	5.5	10
33	Low cost indoor ultrasonic positioning implemented in FPGA. , 2009, , .		9
34	A mobile biometric system-on-token system for signing digital transactions. IEEE Security and Privacy, 2010, 8, 13-19.	1.2	9
35	Course on Digital Electronics Oriented to Describing Systems in VHDL. IEEE Transactions on Industrial Electronics, 2010, 57, 3308-3316.	7.9	9
36	Impact of the hardened floating-point cores on HIL technology. Electric Power Systems Research, 2018, 165, 53-59.	3.6	9

ANGEL DE CASTRO

#	Article	IF	CITATIONS
37	Analysis of Resolution in Feedback Signals for Hardware-in-the-Loop Models of Power Converters. Electronics (Switzerland), 2019, 8, 1527.	3.1	9
38	Emulator of a Boost Converter for Educational Purposes. Electronics (Switzerland), 2020, 9, 1883.	3.1	8
39	A Hardware Library for Sensors/Actuators Interfaces in Sensor Networks. , 2006, , .		7
40	Path length comparison in grid maps of planning algorithms: HCTNav, A∗ and Dijkstra. , 2014, , .		7
41	Comparison of Numerical Methods for Hardware-In-the-Loop Simulation of Switched-Mode Power Supplies. , 2018, , .		7
42	A Comparison of Filtering Approaches Using Low-Speed DACs for Hardware-in-the-Loop Implemented in FPGAs. Electronics (Switzerland), 2019, 8, 1116.	3.1	6
43	The Necessity of Resetting Memory in Adams–Bashforth Method for Real-Time Simulation of Switching Converters. IEEE Transactions on Power Electronics, 2021, 36, 6175-6178.	7.9	6
44	FPGA-based embedded system for ultrasonic positioning. , 2010, , .		5
45	LOCOFloat: A Low-Cost Floating-Point Format for FPGAs.: Application to HIL Simulators. Electronics (Switzerland), 2020, 9, 81.	3.1	5
46	Modeling of Deadtime Events in Power Converters with Half-Bridge Modules for a Highly Accurate Hardware-in-the-Loop Fixed Point Implementation in FPGA. Applied Sciences (Switzerland), 2021, 11, 6490.	2.5	5
47	Digital Control in Multi-Phase D.CD.C. Converters. EPE Journal (European Power Electronics and) Tj ETQq1 1 0.	784314 rg 0.7	gBT JOverlock
48	Modeling of power converters for debugging digital controllers through FPGA emulation. , 2013, , .		4
49	AC Mains Synchronization Loop for Precalculated- Based PFC Converters Using the Output Voltage Measure. Electronics (Switzerland), 2019, 8, 4.	3.1	4
50	Evaluation of the Different Numerical Formats for HIL Models of Power Converters after the Adoption of VHDL-2008 by Xilinx. Electronics (Switzerland), 2021, 10, 1952.	3.1	4
51	Design and Implementation of Two Hybrid High Frequency DPWMs Using Delay Blocks on FPGAs. IEEE Transactions on Power Electronics, 2021, 36, 14567-14578.	7.9	4
52	Custom hardware IEEE 1451.2 implementation for smart transducers. , 0, , .		3
53	High-resolution error compensation in continuous conduction mode power factor correction stage without current sensor. , 2012, , .		3
54	Handling input voltage frequency variations in power factor correctors with pre-calculated duty cycles. Electrical Engineering, 2018, 100, 27-38.	2.0	3

ANGEL DE CASTRO

#	Article	IF	CITATIONS
55	Current Sensorless Power Factor Correction based on Digital Current Rebuilding. , 2009, , .		2
56	Comparison of Phase-shifters for Multiphase Power Converters. IETE Journal of Research, 2011, 57, 42.	2.6	2
57	Comparison of AC mains synchronization methods when using precalculated duty cycles in Power Factor Correction. , 2014, , .		2
58	Handling input voltage frequency variations in power factor correctors with precalculated duty cycles. , 2014, , .		2
59	ALO4: Angle Localization and Orientation System with Four Receivers. International Journal of Advanced Robotic Systems, 2014, 11, 152.	2.1	2
60	NafisNav: An indoor navigation algorithm for embedded systems and based on grid maps. , 2015, , .		2
61	Hardware-in-the-loop using parametrizable fixed point notation. , 2016, , .		2
62	Single ADC single loop power factor correction using pre-calculated duty cycles. , 2013, , .		1
63	Angle localization and orientation system with 4 receivers and based on audible sound signals. , 2014, , $\cdot$		1
64	Universal fixedâ€point digital controller for control theory studies. Computer Applications in Engineering Education, 2021, 29, 1208-1222.	3.4	1
65	Asynchronous and Decoupled HIL Simulation of a DC Nanogrid. Electronics (Switzerland), 2022, 11, 2045.	3.1	1
66	A digital system to emulate wireless networks. IET Computers and Digital Techniques, 2007, 1, 444.	1.2	0
67	Correction to "Digital-control-based solution to the effect of nonidealities of the inductors in multiphase converters― IEEE Transactions on Power Electronics, 2008, 23, 511-511.	7.9	Ο
68	Open and Reconfigurable System on Chip Architecture with Hardware and Software Preprocessing Capabilities Used for Remote Image Acquisition. , 2008, , .		0
69	Development of an online platform for hardware-based laboratories in Engineering studies. , 2016, , .		Ο
70	HALO4: Horizontal Angle Localization and Orientation System with 4 Receivers and Based on Ultrasounds. Journal of Intelligent and Robotic Systems: Theory and Applications, 2016, 82, 595-607.	3.4	0
71	An Application of the Hardened Floating-Point Cores on HIL Simulations. , 2019, , .		0

72 Improved Polygon Method for HIL Simulations in Real Time. , 2021, , .

0

#	Article	IF	CITATIONS
73	Performance of an Open Multi-Agent Remote Sensing Architecture Based on XML-RPC in Low-Profile Embedded Systems. Advances in Intelligent and Soft Computing, 2009, , 520-528.	0.2	0