

Khyamling Parane

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/9180914/publications.pdf>

Version: 2024-02-01

15
papers

45
citations

2258059

3
h-index

2053705

5
g-index

15
all docs

15
docs citations

15
times ranked

25
citing authors

#	ARTICLE	IF	CITATIONS
1	An Efficient FPGA-Based Network-on-Chip Simulation Framework Utilizing the Hard Blocks. <i>Circuits, Systems, and Signal Processing</i> , 2020, 39, 5247-5271.	2.0	6
2	FPGA friendly NoC simulation acceleration framework employing the hard blocks. <i>Computing (Vienna/New York)</i> , 2021, 103, 1791.	4.8	6
3	LBNOC. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2020, 25, 1-26.	2.6	6
4	FPGA based NoC Simulation Acceleration Framework Supporting Adaptive Routing. , 2018, , .		4
5	YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Using FPGAs. , 2018, , .		4
6	Design of an Adaptive and Reliable Network on Chip Router Architecture Using FPGA. , 2019, , .		4
7	Trace-Driven Simulation and Design Space Exploration of Network-on-Chip Topologies on FPGA. , 2018, , .		3
8	P-NoC: Performance Evaluation and Design Space Exploration of NoCs for Chip Multiprocessor Architecture Using FPGA. <i>Wireless Personal Communications</i> , 2020, 114, 3295-3319.	2.7	3
9	Internet-of-things and mobile application based hybrid model for controlling energy system. <i>International Journal of Information Technology (Singapore)</i> , 2021, 13, 2129.	2.7	3
10	High-Performance NoC Simulation Acceleration Framework Employing the Xilinx DSP48E1 Blocks. , 2019, , .		2
11	YaNoC: Yet Another Network-on-Chip Simulation Acceleration Engine Supporting Congestion-Aware Adaptive Routing Using FPGAs. <i>Journal of Circuits, Systems and Computers</i> , 2019, 28, 1950202.	1.5	2
12	High-Performance NoCs Employing the DSP48E1 Blocks of the Xilinx FPGAs. , 2019, , .		1
13	Hy-BTree: An efficient Tree based topology for FPGA based NoC implementation. , 2021, , .		1
14	Cache analysis and software optimizations for faster on-chip network simulations. , 2016, , .		0
15	Analysis of cache behaviour and software optimizations for faster on-chip network simulations. <i>International Journal of Systems Assurance Engineering and Management</i> , 2019, 10, 696-712.	2.4	0