F Eugenio Potestad-Ordóñez

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/9147721/publications.pdf

Version: 2024-02-01

2258059 2053705 13 46 3 5 citations h-index g-index papers 13 13 13 22 docs citations all docs times ranked citing authors

#	Article	IF	CITATIONS
1	Vulnerability Analysis of Trivium FPGA Implementations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 3380-3389.	3.1	17
2	Fault attack on FPGA implementations of Trivium stream cipher. , 2016, , .		7
3	Breaking Trivium Stream Cipher Implemented in ASIC Using Experimental Attacks and DFA. Sensors, 2020, 20, 6909.	3.8	5
4	Design and Evaluation of Countermeasures Against Fault Injection Attacks and Power Side-Channel Leakage Exploration for AES Block Cipher. IEEE Access, 2022, 10, 65548-65561.	4.2	5
5	Hardware Countermeasures Benchmarking against Fault Attacks. Applied Sciences (Switzerland), 2022, 12, 2443.	2.5	4
6	Gate-Level Hardware Countermeasure Comparison against Power Analysis Attacks. Applied Sciences (Switzerland), 2022, 12, 2390.	2.5	3
7	Experimental and timing analysis comparison of FPGA trivium implementations and their vulnerability to clock fault injection. , 2016, , .		2
8	Distance measurement as a practical example of FPGA design. , 2018, , .		1
9	Floorplanning as a practical countermeasure against clock fault attack in Trivium stream cipher. , $2018,$, .		1
10	Trivium Stream Cipher Countermeasures Against Fault Injection Attacks and DFA. IEEE Access, 2021, 9, 168444-168454.	4.2	1
11	FPGA design example for maximum operating frequency measurements. , 2018, , .		0
12	An Academic Approach to FPGA Design Based on a Distance Meter Circuit. Revista Iberoamericana De Tecnologias Del Aprendizaje, 2020, 15, 123-128.	0.9	0
13	Experimental FIA Methodology Using Clock and Control Signal Modifications under Power Supply and Temperature Variations. Sensors, 2021, 21, 7596.	3.8	0