

Ronald F Demara

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/892313/publications.pdf>

Version: 2024-02-01

167
papers

1,878
citations

331670

21
h-index

434195

31
g-index

167
all docs

167
docs citations

167
times ranked

1245
citing authors

#	ARTICLE	IF	CITATIONS
1	Generalized Exponentiation Using STT Magnetic Tunnel Junctions: Circuit Design, Performance, and Application to Neural Network Gradient Decay. SN Computer Science, 2022, 3, 1.	3.6	1
2	Spin-Orbit Torque Neuromorphic Fabrics for Low-Leakage Reconfigurable In-Memory Computation. IEEE Transactions on Electron Devices, 2022, 69, 1727-1735.	3.0	2
3	Probabilistic Interpolation Recoder for Energy-Error-Product Efficient DBNs With p-Bit Devices. IEEE Transactions on Emerging Topics in Computing, 2021, 9, 2146-2157.	4.6	11
4	Low-Energy Acceleration of Binarized Convolutional Neural Networks Using a Spin Hall Effect Based Logic-in-Memory Architecture. IEEE Transactions on Emerging Topics in Computing, 2021, 9, 928-940.	4.6	12
5	Adaptive Non-Uniform Compressive Sensing Using SOT-MRAM Multi-Bit Precision Crossbar Arrays. IEEE Nanotechnology Magazine, 2021, 20, 224-228.	2.0	5
6	An Efficient Video Prediction Recurrent Network using Focal Loss and Decomposed Tensor Train for Imbalance Dataset. , 2021, , .		2
7	Process Variation Sensitivity of Spin-Orbit Torque Perpendicular Nanomagnets in DBNs. IEEE Transactions on Magnetics, 2021, 57, 1-8.	2.1	2
8	A Reconfigurable and Compact Spin-Based Analog Block for Generalizable nth Power and Root Computation. , 2021, , .		1
9	Long Short-Term Memory with Spin-Based Binary and Non-Binary Neurons. , 2021, , .		2
10	High Accuracy Deep Belief Network: Fuzzy Neural Networks using MRAM-based Stochastic Neurons. IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 2021, , 1-1.	1.5	0
11	Embedded STT-MRAM Energy Analysis for Intermittent Applications using Mean Standby Duration. , 2021, , .		2
12	Mitigating Process Variability for Non-Volatile Cache Resilience and Yield. IEEE Transactions on Emerging Topics in Computing, 2020, 8, 724-737.	4.6	14
13	ApGAN: Approximate GAN for Robust Low Energy Learning From Imprecise Components. IEEE Transactions on Computers, 2020, 69, 349-360.	3.4	22
14	Electrically-Tunable Stochasticity for Spin-based Neuromorphic Circuits: Self-Adjusting to Variation. , 2020, , .		0
15	Data Mining of Assessments to Generate Learner Remediation Teams: Method, Efficacy, and Perceptions in an Undergraduate Engineering Pilot Offering. Journal of Educational Technology Systems, 2020, 48, 464-492.	5.8	0
16	Short-Term Long-Term Compute-in-Memory Architecture: A Hybrid Spin/CMOS Approach Supporting Intrinsic Consolidation. IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 2020, 6, 62-70.	1.5	8
17	MRAM-Enhanced Low Power Reconfigurable Fabric With Multi-Level Variation Tolerance. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 4662-4672.	5.4	7
18	<i>Guest Editorial: IEEE Transactions on Computers</i> Special Section on Emerging Non-Volatile Memory Technologies: From Devices to Architectures and Systems. IEEE Transactions on Computers, 2019, 68, 1111-1113.	3.4	4

#	ARTICLE	IF	CITATIONS
19	Design and Evaluation of DNU-Tolerant Registers for Resilient Architectural State Storage. , 2019, , .		7
20	An Ultra-Low Power Spintronic Stochastic Spiking Neuron with Self-Adaptive Discrete Sampling. , 2019, , .		1
21	PARC: A Novel Design Methodology for <u>P</u>ower <u>A</u>nalysis <u>R</u>esilient <u>C</u>ircuits Using Spintronics. IEEE Nanotechnology Magazine, 2019, 18, 885-889.	2.0	8
22	Clockless Spin-based Look-Up Tables with Wide Read Margin. , 2019, , .		7
23	AQuRate. , 2019, , .		5
24	MRAM-Based Stochastic Oscillators for Adaptive Non-Uniform Sampling of Sparse Signals in IoT Applications. , 2019, , .		10
25	Energy Efficient Mobile Service Computing With Differential Spintronic-C-Elements: A Logic-in-Memory Asynchronous Computing Paradigm. IEEE Access, 2019, 7, 55851-55860.	4.2	2
26	Leveraging Stochasticity for In Situ Learning in Binarized Deep Neural Networks. Computer, 2019, 52, 30-39.	1.1	1
27	Processing-In-Memory Acceleration of Convolutional Neural Networks for Energy-Efficiency, and Power-Intermittency Resilience. , 2019, , .		11
28	Composable Probabilistic Inference Networks Using MRAM-based Stochastic Neurons. ACM Journal on Emerging Technologies in Computing Systems, 2019, 15, 1-22.	2.3	33
29	Subthreshold Spintronic Stochastic Spiking Neural Networks With Probabilistic Hebbian Plasticity and Homeostasis. IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 2019, 5, 43-51.	1.5	7
30	A Novel Compound Synapse Using Probabilistic Spinâ€œOrbit-Torque Switching for MTJ-Based Deep Neural Networks. IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 2019, 5, 182-187.	1.5	22
31	Mixed-Signal Spin/Charge Reconfigurable Array for Energy-Aware Compressive Signal Processing. , 2019, , .		5
32	Virtualized Active Learning for Undergraduate Engineering Disciplines (VALUED):A Pilot in a Large Enrollment STEM Classroom. , 2019, , .		0
33	IRC Cross-Layer Design Exploration of Intermittent Robust Computation Units for IoTs. , 2019, , .		1
34	Non-Volatile Spintronic Flip-Flop Design for Energy-Efficient SEU and DNU Resilience. IEEE Transactions on Magnetics, 2019, 55, 1-11.	2.1	17
35	Efficacy and perceptions of assessment digitization within a largeâ€œenrollment mechanical and aerospace engineering course. Computer Applications in Engineering Education, 2019, 27, 419-429.	3.4	1
36	Engineering assessment strata: A layered approach to evaluation spanning Bloomâ€™s taxonomy of learning. Education and Information Technologies, 2019, 24, 1147-1171.	5.7	4

#	ARTICLE	IF	CITATIONS
37	Self-Organized Sub-bank SHE-MRAM-based LLC: An energy-efficient and variation-immune read and write architecture. The Integration VLSI Journal, 2019, 65, 293-307.	2.1	1
38	Robust and Large-Scale Convolution through Stochastic-Based Processing without Multipliers. IEEE Transactions on Emerging Topics in Computing, 2019, 7, 80-97.	4.6	3
39	Leveraging design diversity to counteract process variation: theory, method, and FPGAtoolchain to increase yield and resiliencein—itu. IET Computers and Digital Techniques, 2019, 13, 250-261.	1.2	0
40	Implementing Student-Created Video in Engineering: An Active Learning Approach for Exam Preparedness. International Journal of Engineering Pedagogy, 2019, 9, 63.	1.1	3
41	Workshop on Virtualized Active Learning in STEM. , 2019, , .		0
42	Read-Tuned STT-RAM and eDRAM Cache Hierarchies for Throughput and Energy Optimization. IEEE Access, 2018, 6, 14576-14590.	4.2	12
43	NV-Clustering: Normally-Off Computing Using Non-Volatile Datapaths. IEEE Transactions on Computers, 2018, 67, 949-959.	3.4	23
44	Compact Spintronic Muller C-Element With Near-Zero Standby Energy. IEEE Transactions on Magnetics, 2018, 54, 1-7.	2.1	3
45	Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm. IEEE Transactions on Computers, 2018, 67, 631-645.	3.4	9
46	Designing and Evaluating Redundancy-Based Soft-Error Masking on a Continuum of Energy versus Robustness. IEEE Transactions on Sustainable Computing, 2018, 3, 139-152.	3.1	7
47	Non-Volatile Memory Trends: Toward Improving Density and Energy Profiles across the System Stack. Computer, 2018, 51, 12-13.	1.1	1
48	A Parity-Preserving Reversible QCA Gate with Self-Checking Cascadable Resiliency. IEEE Transactions on Emerging Topics in Computing, 2018, 6, 450-459.	4.6	43
49	Survivability Modeling and Resource Planning for Self-Repairing Reconfigurable Device Fabrics. IEEE Transactions on Cybernetics, 2018, 48, 780-792.	9.5	7
50	Elevating Learner Achievement Using Formative Electronic Lab Assessments in the Engineering Laboratory: A Viable Alternative to Weekly Lab Reports. IEEE Transactions on Education, 2018, 61, 1-10.	2.4	20
51	SNRA: A Spintronic Neuromorphic Reconfigurable Array for In-Circuit Training and Evaluation of Deep Belief Networks. , 2018, , .		2
52	BGIM: Bit-Grained Instant-on Memory Cell for Sleep Power Critical Mobile Applications. , 2018, , .		1
53	Lockdown Computerized Testing Interwoven with Rapid Remediation: A Crossover Study within a Mechanical Engineering Core Course. , 2018, , .		2
54	High-Performance Double Node Upset-Tolerant Non-Volatile Flip-Flop Design. , 2018, , .		0

#	ARTICLE	IF	CITATIONS
55	An Analysis of Voltage-Driven Spintronic Device Concatenation Through Spin Pumping. , 2018, , .		0
56	SLIM-ADC: Spin-based Logic-In-Memory Analog to Digital Converter leveraging SHE-enabled Domain Wall Motion devices. Microelectronics Journal, 2018, 81, 137-143.	2.0	12
57	Logic-Encrypted Synthesis for Energy-Harvesting-Powered Spintronic-Embedded Datapath Design. , 2018, , .		4
58	Majority-Based Spin-CMOS Primitives for Approximate Computing. IEEE Nanotechnology Magazine, 2018, , 1-1.	2.0	30
59	Energy-Aware Adaptive Rate and Resolution Sampling of Spectrally Sparse Signals Leveraging VCMA-MTJ Devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018, 8, 679-692.	3.6	15
60	Hybrid spinâ€CMOS stochastic spiking neuron for highâ€speed emulation of In vivo neuron dynamics. IET Computers and Digital Techniques, 2018, 12, 122-129.	1.2	6
61	Synthesis of normally-off boolean circuits: An evolutionary optimization approach utilizing spintronic devices. , 2018, , .		2
62	Low-Energy Deep Belief Networks Using Intrinsic Sigmoidal Spintronic-based Probabilistic Neurons. , 2018, , .		29
63	Leveraging Spintronic Devices for Efficient Approximate Logic and Stochastic Neural Networks. , 2018, , .		3
64	Voltage-Based Concatenatable Full Adder Using Spin Hall Effect Switching. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 2134-2138.	2.7	45
65	AI in Informal Science Education: Bringing Turing Back to Life to Perform the Turing Test. International Journal of Artificial Intelligence in Education, 2017, 27, 353-384.	5.5	16
66	Contemporary CMOS aging mitigation techniques: Survey, taxonomy, and methods. The Integration VLSI Journal, 2017, 59, 10-22.	2.1	25
67	Energy-Efficient and Process-Variation-Resilient Write Circuit Schemes for Spin Hall Effect MRAM Device. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 2394-2401.	3.1	24
68	Variation-immune resistive Non-Volatile Memory using self-organized sub-bank circuit designs. , 2017, , .		4
69	Composite spintronic accuracy-configurable adder for low power Digital Signal Processing. , 2017, , .		15
70	Guest Editorial: IEEE Transactions on Computers and IEEE Transactions on Emerging Topics in Computing Joint Special Section on Innovation in Reconfigurable Computing Fabrics from Devices to Architectures. IEEE Transactions on Computers, 2017, 66, 927-929.	3.4	0
71	Heterogeneous energyâ€sparing reconfigurable logic: spinâ€based storage and CNFETâ€based multiplexing. IET Circuits, Devices and Systems, 2017, 11, 274-279.	1.4	12
72	Guest Editorial: IEEE Transactions on Computers and IEEE Transactions on Emerging Topics in Computing Joint Special Section on Innovation in Reconfigurable Computing Fabrics from Devices to Architectures. IEEE Transactions on Emerging Topics in Computing, 2017, 5, 207-209.	4.6	1

#	ARTICLE	IF	CITATIONS
73	Radiation-hardened MRAM-based LUT for non-volatile FPGA soft error mitigation with multi-node upset tolerance. Journal Physics D: Applied Physics, 2017, 50, 505002.	2.8	14
74	A Spin-Orbit Torque based Cellular Neural Network (CNN) Architecture. , 2017, , .		4
75	Exploring the Effect of Compiler Optimizations on the Reliability of HPC Applications. , 2017, , .		11
76	Towards ultra-efficient QCA reversible circuits. Microprocessors and Microsystems, 2017, 49, 127-138.	2.8	80
77	Energy-Aware Adaptive Restore Schemes for MLC STT-RAM Cache. IEEE Transactions on Computers, 2017, 66, 786-798.	3.4	38
78	Energy and Delay Tradeoffs of Soft-Error Masking for 16-nm FinFET Logic Paths: Survey and Impact of Process Variation in the Near-Threshold Region. IEEE Transactions on Circuits and Systems II: Express Briefs, 2017, 64, 695-699.	3.0	9
79	Process variation immune and energy aware sense amplifiers for resistive non-volatile memories. , 2017, , .		7
80	RAW Keynote Speakers. , 2017, , .		0
81	Secure intermittent-robust computation for energy harvesting device security and outage resilience. , 2017, , .		6
82	Heterogeneous Technology Configurable Fabrics for Field-Programmable Co-Design of CMOS and Spin-Based Devices. , 2017, , .		3
83	Survey of STT-MRAM Cell Design Strategies. ACM Journal on Emerging Technologies in Computing Systems, 2017, 13, 1-16.	2.3	29
84	AOS. , 2016, , .		28
85	Energy-Efficient Nonvolatile Reconfigurable Logic using Spin Hall Effect-based Lookup Tables. IEEE Nanotechnology Magazine, 2016, , 1-1.	2.0	32
86	Soft Error Effect Tolerant Temporal Self-Voting Checkers: Energy vs. Resilience Tradeoffs. , 2016, , .		5
87	Bit-Upset Vulnerability Factor for eDRAM Last Level Cache immunity analysis. , 2016, , .		16
88	Area-energy tradeoffs of logic wear-leveling for BTI-induced aging. , 2016, , .		4
89	Intrinsic Evolution of Truncated Puiseux Series on a Mixed-Signal Field-Programmable SoC. IEEE Access, 2016, 4, 2863-2872.	4.2	5
90	Fast Online Diagnosis and Recovery of Reconfigurable Logic Fabrics Using Design Disjunction. IEEE Transactions on Computers, 2016, 65, 3055-3069.	3.4	9

#	ARTICLE	IF	CITATIONS
91	Scalable Adaptive Spintronic Reconfigurable Logic Using Area-Matched MTJ Design. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 63, 678-682.	3.0	39
92	A Tunable Majority Gate-Based Full Adder Using Current-Induced Domain Wall Nanomagnets. IEEE Transactions on Magnetics, 2016, 52, 1-7.	2.1	40
93	Loss-Aware Switch Design and Non-Blocking Detection Algorithm for Intra-Chip Scale Photonic Interconnection Networks. IEEE Transactions on Computers, 2016, 65, 1789-1801.	3.4	9
94	Compact low-power instant store and restore D flip-flop using a self-complementing spintronic device. Electronics Letters, 2016, 52, 1238-1240.	1.0	3
95	Power and quality-aware image processing soft-resilience using online multi-objective GAs. International Journal of Computational Vision and Robotics, 2015, 5, 72.	0.3	4
96	Understanding the propagation of transient errors in HPC applications. , 2015, , .		60
97	Stochastically Estimating Modular Criticality in Large-Scale Logic Circuits Using Sparsity Regularization and Compressive Sensing. Journal of Low Power Electronics and Applications, 2015, 5, 3-37.	2.0	0
98	Reactive rejuvenation of CMOS logic paths using self-activating voltage domains. , 2015, , .		6
99	Adaptive Mitigation of Radiation-Induced Errors and TDDDB in Reconfigurable Logic Fabrics. , 2015, , .		5
100	Design of Testable Adder Circuits for Spintronics Based Nanomagnetic Computing. , 2015, , .		1
101	Process variation immunity of alternative 16nm HK/MG-based FPGA logic blocks. , 2015, , .		5
102	Cost-efficient QCA reversible combinational circuits based on a new reversible gate. , 2015, , .		22
103	Hypergraph-Cover Diversity for Maximally-Resilient Reconfigurable Systems. , 2015, , .		3
104	ASTRO: Synthesizing application-specific reconfigurable hardware traces to exploit memory-level parallelism. Microprocessors and Microsystems, 2015, 39, 553-564.	2.8	4
105	Designing energy-efficient approximate adders using parallel genetic algorithms. , 2015, , .		6
106	Design and evaluation of an ultra-area-efficient fault-tolerant QCA full adder. Microelectronics Journal, 2015, 46, 531-542.	2.0	109
107	Activity-Based Resource Allocation for Motion Estimation Engines. Journal of Circuits, Systems and Computers, 2015, 24, 1550004.	1.5	2
108	Optimally Fortifying Logic Reliability through Criticality Ranking. Electronics (Switzerland), 2015, 4, 150-172.	3.1	0

#	ARTICLE	IF	CITATIONS
109	Wire crossing constrained QCA circuit design using bilayer logic decomposition. Electronics Letters, 2015, 51, 1677-1679.	1.0	15
110	Energy and area analysis of a floating-point unit in 15nm CMOS process technology. , 2015, , .		17
111	Self-Scaling Evolution of analog computation circuits with digital accuracy refinement. , 2015, , .		4
112	Distance-Ranked Fault Identification of Reconfigurable Hardware Bitstreams via Functional Input. International Journal of Reconfigurable Computing, 2014, 2014, 1-21.	0.2	1
113	Applicability of power-gating strategies for aging mitigation of CMOS logic paths. , 2014, , .		14
114	Passing an Enhanced Turing Test “ Interacting with Lifelike Computer Representations of Specific Individuals. Journal of Intelligent Systems, 2014, 23, 357.	1.6	0
115	Self-Adapting Resource Escalation for Resilient Signal Processing Architectures. Journal of Signal Processing Systems, 2014, 77, 257-280.	2.1	7
116	Energy-efficient multiplier-less discrete convolver through probabilistic domain transformation. , 2014, , .		11
117	Sustainability assurance modeling for SRAM-based FPGA evolutionary self-repair. , 2014, , .		2
118	Non-adaptive sparse recovery and fault evasion using disjunct design configurations (abstract only). , 2014, , .		1
119	Scalable FPGA Refurbishment Using Netlist-Driven Evolutionary Algorithms. IEEE Transactions on Computers, 2013, 62, 1526-1541.	3.4	13
120	Fault Demotion Using Reconfigurable Slack (FaDReS). IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013, 21, 1364-1368.	3.1	7
121	Self-healing reconfigurable logic using autonomous group testing. Microprocessors and Microsystems, 2013, 37, 174-184.	2.8	68
122	Passing an Enhanced Turing Test “ Interacting with Lifelike Computer Representations of Specific Individuals. Journal of Intelligent Systems, 2013, 22, 365-415.	1.6	4
123	Intrinsic evolvable hardware platform for digital circuit design and repair using genetic algorithms. Applied Soft Computing Journal, 2012, 12, 2470-2480.	7.2	9
124	A Self-Configuring TMR Scheme Utilizing Discrepancy Resolution. , 2011, , .		4
125	Design-for-Diversity for Improved Fault-Tolerance of TMR Systems on FPGAs. , 2011, , .		11
126	Heterogeneous Concurrent Error Detection (hCED) Based on Output Anticipation. , 2011, , .		3

#	ARTICLE	IF	CITATIONS
127	Progress in autonomous fault recovery of field programmable gate arrays. ACM Computing Surveys, 2011, 43, 1-30.	23.0	30
128	Autonomic fault-handling and refurbishment using throughput-driven assessment. Applied Soft Computing Journal, 2011, 11, 1588-1599.	7.2	16
129	Scalable FPGA-based architecture for DCT computation using dynamic partial reconfiguration. Transactions on Embedded Computing Systems, 2009, 9, 1-18.	2.9	39
130	A Sustainable Model for Integrating Current Topics in Machine Learning Research Into the Undergraduate Curriculum. IEEE Transactions on Education, 2009, 52, 503-512.	2.4	18
131	Towards a Context-Based Dialog Management Layer for Expert Systems. , 2009, , .		24
132	Towards a method for evaluating naturalness in conversational dialog systems. , 2009, , .		26
133	A Multilayer Framework Supporting Autonomous Run-Time Partial Reconfiguration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008, 16, 504-516.	3.1	14
134	Using Context-Based Neural Networks to Maintain Coherence Among Entities' States in a Distributed Simulation. Journal of Defense Modeling and Simulation, 2007, 4, 147-172.	1.7	3
135	SELF-TIMED ARCHITECTURE FOR MASKED SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERSION. Journal of Circuits, Systems and Computers, 2007, 16, 1-14.	1.5	1
136	Tiered Algorithm for Distributed Process Quiescence and Termination Detection. IEEE Transactions on Parallel and Distributed Systems, 2007, 18, 1529-1538.	5.6	13
137	Layered Approach to Intrinsic Evolvable Hardware using Direct Bitstream Manipulation of Virtex II Pro Devices. , 2007, , .		16
138	Pipelining of Fuzzy ARTMAP without matchtracking: Correctness, performance bound, and Beowulf evaluation. Neural Networks, 2007, 20, 109-128.	5.9	7
139	Expediting GA-Based Evolution Using Group Testing Techniques for Reconfigurable Hardware. , 2006, , .		17
140	A Physical Resource Management Approach to Minimizing FPGA Partial Reconfiguration Overhead. , 2006, , .		6
141	Learning tactical human behavior through observation of human performance. IEEE Transactions on Systems, Man, and Cybernetics, 2006, 36, 128-140.	5.0	37
142	CONFIDANT: Collaborative Object Notification Framework for Insider Defense using Autonomous Network Transactions. Autonomous Agents and Multi-Agent Systems, 2006, 12, 93-114.	2.1	5
143	Triple Modular Redundancy with Standby (TMRSB) Supporting Dynamic Resource Reconfiguration. IEEE Autotestcon Proceedings, 2006, , .	0.0	13
144	Editorial Appointments for 2005â€“2006 Term. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005, 13, 773-782.	3.1	0

#	ARTICLE	IF	CITATIONS
145	Parallelization of Fuzzy ARTMAP to improve its convergence speed: The network partitioning approach and the data partitioning approach. <i>Nonlinear Analysis: Theory, Methods & Applications</i> , 2005, 63, e877-e889.	1.1	9
146	Data-partitioning using the Hilbert space filling curves: Effect on the speed of convergence of Fuzzy ARTMAP for large database problems. <i>Neural Networks</i> , 2005, 18, 967-984.	5.9	25
147	Consensus-Based Evaluation for Fault Isolation and On-line Evolutionary Regeneration. <i>Lecture Notes in Computer Science</i> , 2005, , 12-24.	1.3	16
148	PDU Bundling and Replication for Reduction of Distributed Simulation Communication Traffic. <i>Journal of Defense Modeling and Simulation</i> , 2004, 1, 171-183.	1.7	2
149	Context-driven Near-term Intention Recognition. <i>Journal of Defense Modeling and Simulation</i> , 2004, 1, 153-170.	1.7	5
150	Mitigation of network tampering using dynamic dispatch of mobile agents. <i>Computers and Security</i> , 2004, 23, 31-42.	6.0	8
151	Distributed-sum termination detection supporting multithreaded execution. <i>Parallel Computing</i> , 2003, 29, 953-968.	2.1	4
152	A Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs. <i>Lecture Notes in Computer Science</i> , 2003, , 47-56.	1.3	27
153	NULL convention multiply and accumulate unit with conditional rounding, scaling, and saturation. <i>Journal of Systems Architecture</i> , 2002, 47, 977-998.	4.3	8
154	PERFORMANCE OF SCALABLE SHARED-MEMORY ARCHITECTURES. <i>Journal of Circuits, Systems and Computers</i> , 2000, 10, 1-22.	1.5	0
155	<title>Integer-encoded massively parallel processing of fast-learning fuzzy ARTMAP neural networks</title>. , 1997, , .		1
156	Helical latch for scalable Boolean logic operations. <i>Nanotechnology</i> , 1994, 5, 137-156.	2.6	1
157	The SNAP-1 parallel AI prototype. <i>IEEE Transactions on Parallel and Distributed Systems</i> , 1993, 4, 841-854.	5.6	9
158	A parallel computational model for integrated speech and natural language understanding. <i>IEEE Transactions on Computers</i> , 1993, 42, 1171-1183.	3.4	4
159	Redesigning Computer Engineering Gateway Courses Using a Novel Remediation Hierarchy. , 0, , .		14
160	Evaluation of the Human Impact of Password Authentication. <i>Informing Science</i> , 0, 7, 0067-085.	0.0	26
161	Digitizing and Remediating Engineering Assessments: An Immersive and Transportable Faculty Development Workshop. , 0, , .		1
162	Adapting Mixed-Mode Instructional Delivery to Thrive within STEM Curricula. , 0, , .		0

#	ARTICLE	IF	CITATIONS
163	GLASS: Group Learning At Significant Scale via WiFi-Enabled Learner Design Teams in an ECE Flipped Classroom. , 0, , .		5
164	Board 38: Methods and Outcomes of the NSF Project on Synthesizing Environments for Digitally Mediated Team Learning. , 0, , .		0
165	Learner Capstone Panels for Immersing Undergraduates in Mechanisms of Engineering Research. , 0, , .		1
166	Automated Formation of Peer-learning Cohorts Using Computer-based Assessment Data: A Double-blind Study within a Software Engineering Course. , 0, , .		0
167	High-Fidelity Digitized Assessment of Heat Transfer Fundamentals using a Tiered Delivery Strategy. , 0, , .		1