

# Ming-Dou Ker

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/8914983/publications.pdf>

Version: 2024-02-01

433  
papers

5,033  
citations

147801

31  
h-index

189892

50  
g-index

434  
all docs

434  
docs citations

434  
times ranked

1484  
citing authors

#	ARTICLE	IF	CITATIONS
1	Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI. IEEE Transactions on Electron Devices, 1999, 46, 173-183.	3.0	263
2	A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure Control. IEEE Journal of Solid-State Circuits, 2014, 49, 232-247.	5.4	218
3	Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits. IEEE Transactions on Device and Materials Reliability, 2005, 5, 235-249.	2.0	191
4	Design of Charge Pump Circuit With Consideration of Gate-Oxide Reliability in Low-Voltage CMOS Processes. IEEE Journal of Solid-State Circuits, 2006, 41, 1100-1107.	5.4	177
5	A Fully Integrated 16-Channel Closed-Loop Neural-Prosthetic CMOS SoC With Wireless Power and Bidirectional Data Telemetry for Real-Time Efficient Human Epileptic Seizure Control. IEEE Journal of Solid-State Circuits, 2018, 53, 3314-3326.	5.4	92
6	Investigation of the gate-driven effect and substrate-triggered effect on ESD robustness of CMOS devices. IEEE Transactions on Device and Materials Reliability, 2001, 1, 190-203.	2.0	80
7	Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI. IEEE Transactions on Electron Devices, 1996, 43, 588-598.	3.0	62
8	A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS ICs. IEEE Journal of Solid-State Circuits, 1997, 32, 38-51.	5.4	62
9	Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology. IEEE Transactions on Semiconductor Manufacturing, 2003, 16, 319-334.	1.7	59
10	Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1996, 4, 307-321.	3.1	55
11	ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications. IEEE Journal of Solid-State Circuits, 2000, 35, 1194-1199.	5.4	54
12	Overview on ESD Protection Designs of Low-Parasitic Capacitance for RF ICs in CMOS Technologies. IEEE Transactions on Device and Materials Reliability, 2011, 11, 207-218.	2.0	50
13	Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test. IEEE Journal of Solid-State Circuits, 2008, 43, 2533-2545.	5.4	48
14	A High-Voltage-Tolerant and Precise Charge-Balanced Neuro-Stimulator in Low Voltage CMOS Process. IEEE Transactions on Biomedical Circuits and Systems, 2016, 10, 1087-1099.	4.0	48
15	A new Schmitt trigger circuit in a 0.13- $\mu\text{m}/\text{m}$ 1/2.5-V CMOS process to receive 3.3-V input signals. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2005, 52, 361-365.	2.2	46
16	Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35- $\mu\text{m}/\text{m}$ silicide CMOS process. IEEE Journal of Solid-State Circuits, 2000, 35, 601-611.	5.4	45
17	Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method. I. theoretical derivation. IEEE Transactions on Electron Devices, 1995, 42, 1141-1148.	3.0	43
18	The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs. IEEE Journal of Solid-State Circuits, 2005, 40, 1751-1759.	5.4	41

#	ARTICLE	IF	CITATIONS
19	Substrate-triggered SCR device for on-chip ESD protection in fully silicided sub-0.25- $\mu$ m CMOS process. IEEE Transactions on Electron Devices, 2003, 50, 397-405.	3.0	39
20	Latchup-free esd protection design with complementary substrate-triggered scr devices. IEEE Journal of Solid-State Circuits, 2003, 38, 1380-1392.	5.4	39
21	New Curvature-Compensation Technique for CMOS Bandgap Reference with Sub-1-V Operation. , 0, , .		37
22	Low-Capacitance SCR With Waffle Layout Structure for On-Chip ESD Protection in RF ICs. IEEE Transactions on Microwave Theory and Techniques, 2008, 56, 1286-1294.	4.6	37
23	Improving Safe Operating Area of nLDMOS Array With Embedded Silicon Controlled Rectifier for ESD Protection in a 24-V BCD Process. IEEE Transactions on Electron Devices, 2011, 58, 2944-2951.	3.0	37
24	Diode-Triggered Silicon-Controlled Rectifier With Reduced Voltage Overshoot for CDM ESD Protection. IEEE Transactions on Device and Materials Reliability, 2012, 12, 10-14.	2.0	36
25	Double Snapback Characteristics in High-Voltage nMOSFETs and the Impact to On-Chip ESD Protection Design. IEEE Electron Device Letters, 2004, 25, 640-642.	3.9	35
26	Design of Integrated Gate Driver With Threshold Voltage Drop Cancellation in Amorphous Silicon Technology for TFT-LCD Application. Journal of Display Technology, 2011, 7, 657-664.	1.2	35
27	A Latchup-Immune and Robust SCR Device for ESD Protection in 0.25- $\mu$ m 5-V CMOS Process. IEEE Electron Device Letters, 2013, 34, 674-676.	3.9	34
28	Power-Rail ESD Clamp Circuit With Diode-String ESD Detection to Overcome the Gate Leakage Current in a 40-nm CMOS Process. IEEE Transactions on Electron Devices, 2013, 60, 3500-3507.	3.0	34
29	SCR Device With Dynamic Holding Voltage for On-Chip ESD Protection in a 0.25- $\mu$ m Fully Salicided CMOS Process. IEEE Transactions on Electron Devices, 2004, 51, 1731-1733.	3.0	33
30	ESD Protection Design With Lateral DMOS Transistor in 40-V BCD Technology. IEEE Transactions on Electron Devices, 2010, 57, 3395-3404.	3.0	33
31	Metal-layer capacitors in the 65 nm CMOS process and the application for low-leakage power-rail ESD clamp circuit. Microelectronics Reliability, 2014, 54, 64-70.	1.7	33
32	Lateral SCR devices with low-voltage high-current triggering characteristics for output ESD protection in submicron CMOS technology. IEEE Transactions on Electron Devices, 1998, 45, 849-860.	3.0	32
33	Implantable Stimulator for Epileptic Seizure Suppression With Loading Impedance Adaptability. IEEE Transactions on Biomedical Circuits and Systems, 2013, 7, 196-203.	4.0	32
34	Analysis on the dependence of layout parameters on ESD robustness of CMOS devices for manufacturing in deep-submicron CMOS process. IEEE Transactions on Semiconductor Manufacturing, 2003, 16, 486-500.	1.7	31
35	On-Chip Transient Detection Circuit for System-Level ESD Protection in CMOS Integrated Circuits to Meet Electromagnetic Compatibility Regulation. IEEE Transactions on Electromagnetic Compatibility, 2008, 50, 13-21.	2.2	30
36	Design of Power-Rail ESD Clamp Circuit With Ultra-Low Standby Leakage Current in Nanoscale CMOS Technology. IEEE Journal of Solid-State Circuits, 2009, 44, 956-964.	5.4	30

#	ARTICLE	IF	CITATIONS
37	SCR Device Fabricated With Dummy-Gate Structure to Improve Turn-On Speed for Effective ESD Protection in CMOS Technology. IEEE Transactions on Semiconductor Manufacturing, 2005, 18, 320-327.	1.7	28
38	ESD Protection Design With On-Chip ESD Bus and High-Voltage-Tolerant ESD Clamp Circuit for Mixed-Voltage I/O Buffers. IEEE Transactions on Electron Devices, 2008, 55, 1409-1416.	3.0	27
39	Optimization on Layout Style of ESD Protection Diode for Radio-Frequency Front-End and High-Speed I/O Interface Circuits. IEEE Transactions on Device and Materials Reliability, 2010, 10, 238-246.	2.0	27
40	Design of $2 \text{ V}_{DD}$ -Tolerant I/O Buffer With PVT Compensation Realized by Only $1 \text{ V}_{DD}$ Thin-Oxide Devices. IEEE Transactions on Circuits and Systems I: Regular Papers, 2013, 60, 2549-2560.	5.4	27
41	A High-Voltage-Tolerant and Power-Efficient Stimulator With Adaptive Power Supply Realized in Low-Voltage CMOS Process for Implantable Biomedical Applications. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018, 8, 178-186.	3.6	27
42	Cascoded LVSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup danger. Solid-State Electronics, 2000, 44, 425-445.	1.4	26
43	Hardware/firmware co-design in an 8-bits microcontroller to solve the system-level ESD issue on keyboard. Microelectronics Reliability, 2001, 41, 417-429.	1.7	26
44	Implementation of Initial-On ESD Protection Concept With PMOS-Triggered SCR Devices in Deep-Submicron CMOS Technology. IEEE Journal of Solid-State Circuits, 2007, 42, 1158-1168.	5.4	26
45	Ultra-High-Voltage Charge Pump Circuit in Low-Voltage Bulk CMOS Processes With Polysilicon Diodes. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2007, 54, 47-51.	2.2	26
46	Comparison Between High-Holding-Voltage SCR and Stacked Low-Voltage Devices for ESD Protection in High-Voltage Applications. IEEE Transactions on Electron Devices, 2018, 65, 798-802.	3.0	26
47	ESD protection design for CMOS RF integrated circuits using polysilicon diodes. Microelectronics Reliability, 2002, 42, 863-872.	1.7	25
48	ESD Implantations for On-Chip ESD Protection With Layout Consideration in $0.18\text{-}\mu\text{m}$ Salicided CMOS Technology. IEEE Transactions on Semiconductor Manufacturing, 2005, 18, 328-337.	1.7	25
49	New Layout Arrangement to Improve ESD Robustness of Large-Array High-Voltage nLDMOS. IEEE Electron Device Letters, 2010, 31, 159-161.	3.9	25
50	ESD Protection Design With Stacked High-Holding-Voltage SCR for High-Voltage Pins in a Battery-Monitoring IC. IEEE Transactions on Electron Devices, 2016, 63, 1996-2002.	3.0	25
51	On-Chip ESD Protection Device for High-Speed I/O Applications in CMOS Technology. IEEE Transactions on Electron Devices, 2017, 64, 3979-3985.	3.0	25
52	Overview on electrostatic discharge protection designs for mixed-voltage I/O interfaces: design concept and circuit implementations. IEEE Transactions on Circuits and Systems Part 1: Regular Papers, 2006, 53, 235-246.	0.1	24
53	An Efficient, Wide-Output, High-Voltage Charge Pump With a Stage Selection Circuit Realized in a Low-Voltage CMOS Process. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 3437-3444.	5.4	24
54	SCR device with double-triggered technique for on-chip ESD protection in sub-quarter-micron silicided CMOS processes. IEEE Transactions on Device and Materials Reliability, 2003, 3, 58-68.	2.0	23

#	ARTICLE	IF	CITATIONS
55	Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13- $\mu\text{m}$ CMOS technology. , 0, , .		23
56	Evaluation on Board-Level Noise Filter Networks to Suppress Transient-Induced Latchup in CMOS ICs Under System-Level ESD Test. IEEE Transactions on Electromagnetic Compatibility, 2006, 48, 161-171.	2.2	23
57	High-Voltage-Tolerant ESD Clamp Circuit With Low Standby Leakage in Nanoscale CMOS Process. IEEE Transactions on Electron Devices, 2010, 57, 1636-1641.	3.0	23
58	A Digitally Dynamic Power Supply Technique for 16-Channel 12 V-Tolerant Stimulator Realized in a 0.18- $\mu\text{m}$ 1.8-V/3.3-V Low-Voltage CMOS Process. IEEE Transactions on Biomedical Circuits and Systems, 2017, 11, 1087-1096.	4.0	23
59	ESD test methods on integrated circuits: an overview. , 0, , .		22
60	Electrostatic discharge protection design for mixed-voltage CMOS I/O buffers. IEEE Journal of Solid-State Circuits, 2002, 37, 1046-1055.	5.4	22
61	CMOS chip as luminescent sensor for biochemical reactions. IEEE Sensors Journal, 2003, 3, 310-316.	4.7	22
62	An Output Buffer for 3.3-V Applications in a 0.13- $\mu\text{m}$ 1/2.5-V CMOS Process. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2007, 54, 14-18.	2.2	22
63	Investigation on the Validity of Holding Voltage in High-Voltage Devices Measured by Transmission-Line-Pulsing (TLP). IEEE Electron Device Letters, 2008, 29, 762-764.	3.9	22
64	Characterization of SOA in Time Domain and the Improvement Techniques for Using in High-Voltage Integrated Circuits. IEEE Transactions on Device and Materials Reliability, 2012, 12, 382-390.	2.0	22
65	Area-Efficient and Low-Leakage Diode String for On-Chip ESD Protection. IEEE Transactions on Electron Devices, 2016, 63, 531-536.	3.0	22
66	On-chip ESD protection design by using polysilicon diodes in CMOS process. IEEE Journal of Solid-State Circuits, 2001, 36, 676-686.	5.4	21
67	Active ESD Protection Design for Interface Circuits Between Separated Power Domains Against Cross-Power-Domain ESD Stresses. IEEE Transactions on Device and Materials Reliability, 2008, 8, 549-560.	2.0	21
68	ESD protection to overcome internal gate oxide damage on digital-analog interface of mixed-mode CMOS IC's. , 0, , .		20
69	Novel input ESD protection circuit with substrate-triggering technique in a 0.25- $\mu\text{m}$ shallow-trench-isolation CMOS technology. , 0, , .		20
70	Substrate-triggered technique for on-chip ESD protection design in a 0.18- $\mu\text{m}$ salicided CMOS process. IEEE Transactions on Electron Devices, 2003, 50, 1050-1057.	3.0	20
71	ESD protection design for 1- to 10-GHz distributed amplifier in CMOS technology. IEEE Transactions on Microwave Theory and Techniques, 2005, 53, 2672-2681.	4.6	20
72	Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection. IEEE Journal of Solid-State Circuits, 2010, , .	5.4	20

#	ARTICLE	IF	CITATIONS
73	ESD Protection Design for 60-GHz LNA With Inductor-Triggered SCR in 65-nm CMOS Process. IEEE Transactions on Microwave Theory and Techniques, 2012, 60, 714-723.	4.6	20
74	Regulated Charge Pump With New Clocking Scheme for Smoothing the Charging Current in Low Voltage CMOS Process. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017, 64, 528-536.	5.4	20
75	Optimization of broadband RF performance and ESD robustness by $\pi$ -model distributed ESD protection scheme. Journal of Electrostatics, 2006, 64, 80-87.	1.9	19
76	Area-Efficient ESD-Transient Detection Circuit With Smaller Capacitance for On-Chip Power-Rail ESD Protection in CMOS ICs. IEEE Transactions on Circuits and Systems II: Express Briefs, 2009, 56, 359-363.	3.0	19
77	Monopolar Biphasic Stimulator With Discharge Function and Negative Level Shifter for Neuromodulation SoC Integration in Low-Voltage CMOS Process. IEEE Transactions on Biomedical Circuits and Systems, 2021, 15, 568-579.	4.0	19
78	How to safely apply the LVTSCR for CMOS whole-chip ESD protection without being accidentally triggered on. Journal of Electrostatics, 1999, 47, 215-248.	1.9	18
79	Design on mixed-voltage I/O buffers with slew-rate control in low-voltage CMOS process. , 2008, , .		18
80	Optimization on MOS-Triggered SCR Structures for On-Chip ESD Protection. IEEE Transactions on Electron Devices, 2009, 56, 1466-1472.	3.0	18
81	Transient-to-Digital Converter for System-Level Electrostatic Discharge Protection in CMOS ICs. IEEE Transactions on Electromagnetic Compatibility, 2009, 51, 620-630.	2.2	18
82	A 5-GHz Differential Low-Noise Amplifier With High Pin-to-Pin ESD Robustness in a 130-nm CMOS Process. IEEE Transactions on Microwave Theory and Techniques, 2009, 57, 1044-1053.	4.6	18
83	ESD protection design for 900-MHz RF receiver with 8-kV HBM ESD robustness. , 0, , .		17
84	Design of 2.5 V/5 V mixed-voltage CMOS I/O buffer with only thin oxide device and dynamic N-well bias circuit. , 0, , .		17
85	A novel LC-tank ESD protection design for Giga-Hz RF circuits. , 0, , .		17
86	Decreasing-size distributed ESD protection scheme for broad-band RF circuits. IEEE Transactions on Microwave Theory and Techniques, 2005, 53, 582-589.	4.6	17
87	Transient-Induced Latchup in CMOS ICs Under Electrical Fast-Transient Test. IEEE Transactions on Device and Materials Reliability, 2009, 9, 255-264.	2.0	17
88	A fully integrated closed-loop neuromodulation SoC with wireless power and bi-directional data telemetry for real-time human epileptic seizure control. , 2017, , .		17
89	Complementary-SCR ESD protection circuit with interdigitated finger-type layout for input pads of submicron CMOS IC's. IEEE Transactions on Electron Devices, 1995, 42, 1297-1304.	3.0	16
90	On-Chip ESD Protection Design With Substrate-Triggered Technique for Mixed-Voltage I/O Circuits in Subquarter-Micrometer CMOS Process. IEEE Transactions on Electron Devices, 2004, 51, 1628-1635.	3.0	16

#	ARTICLE	IF	CITATIONS
91	Dependence of Device Structures on Latchup Immunity in a High-Voltage 40-V CMOS Process With Drain-Extended MOSFETs. IEEE Transactions on Electron Devices, 2007, 54, 840-851.	3.0	16
92	Design of High-Voltage-Tolerant ESD Protection Circuit in Low-Voltage CMOS Processes. IEEE Transactions on Device and Materials Reliability, 2009, 9, 49-58.	2.0	16
93	Fully process-compatible layout design on bond pad to improve wire bond reliability in CMOS ICs. IEEE Transactions on Components and Packaging Technologies, 2002, 25, 309-316.	1.3	15
94	The Effect of IEC-Like Fast Transients on $\text{I}_{\text{ESD}}$ Notation="TeX"> </tex> </formula>-Triggered ESD Power Clamps. IEEE Transactions on Electron Devices, 2009, 56, 1204-1210.	3.0	15
95	Design of $2 \times V_{\text{DD}}$ -Tolerant Power-Rail ESD Clamp Circuit With Consideration of Gate Leakage Current in 65-nm CMOS Technology. IEEE Transactions on Electron Devices, 2010, 57, 1460-1465.	3.0	15
96	Circuit and Layout Co-Design for ESD Protection in Bipolar-CMOS-DMOS (BCD) High-Voltage Process. IEEE Transactions on Circuits and Systems I: Regular Papers, 2010, 57, 1039-1047.	5.4	15
97	Active Guard Ring to Improve Latch-Up Immunity. IEEE Transactions on Electron Devices, 2014, 61, 4145-4152.	3.0	15
98	ESD Protection Design for Touch Panel Control IC Against Latchup-Like Failure Induced by System-Level ESD Test. IEEE Transactions on Electron Devices, 2017, 64, 642-645.	3.0	15
99	Design and <i>In Vivo</i> Verification of a CMOS Bone-Guided Cochlear Implant Microsystem. IEEE Transactions on Biomedical Engineering, 2019, 66, 3156-3167.	4.2	15
100	Design of a Bone-Guided Cochlear Implant Microsystem With Monopolar Biphasic Multiple Stimulations and Evoked Compound Action Potential Acquisition and Its <i>In Vivo</i> Verification. IEEE Journal of Solid-State Circuits, 2021, 56, 3062-3076.	5.4	15
101	Substrate-triggered ESD clamp devices for use in power-rail ESD clamp circuits. Solid-State Electronics, 2002, 46, 721-734.	1.4	14
102	ESD Protection Design to Overcome Internal Damage on Interface Circuits of a CMOS IC With Multiple Separated Power Pins. IEEE Transactions on Components and Packaging Technologies, 2004, 27, 445-451.	1.3	14
103	Design on ESD protection scheme for IC with power-down-mode operation. IEEE Journal of Solid-State Circuits, 2004, 39, 1378-1382.	5.4	14
104	Source-side engineering to increase holding voltage of LDMOS in a 0.5- $\mu\text{m}$ 16-V BCD technology to avoid latch-up failure. , 2009, , .		14
105	New Design of $2 \times V_{\text{DD}}$ -Tolerant Power-Rail ESD Clamp Circuit for Mixed-Voltage I/O Buffers in 65-nm CMOS Technology. IEEE Transactions on Circuits and Systems II: Express Briefs, 2012, 59, 178-182.	3.0	14
106	On-Chip Transient Voltage Suppressor Integrated With Silicon-Based Transceiver IC for System-Level ESD Protection. IEEE Transactions on Industrial Electronics, 2014, 61, 5615-5621.	7.9	14
107	A bone-guided cochlear implant CMOS microsystem preserving acoustic hearing. , 2017, , .		14
108	Design of Power-Rail ESD Clamp With Dynamic Timing-Voltage Detection Against False Trigger During Fast Power-ON Events. IEEE Transactions on Electron Devices, 2018, 65, 838-846.	3.0	14

#	ARTICLE	IF	CITATIONS
109	Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method. II. Quantitative evaluation. IEEE Transactions on Electron Devices, 1995, 42, 1149-1155.	3.0	13
110	Substrate-triggered ESD protection circuit without extra process modification. IEEE Journal of Solid-State Circuits, 2003, 38, 295-302.	5.4	13
111	ESD-Protection Design With Extra Low-Leakage-Current Diode String for RF Circuits in SiGe BiCMOS Process. IEEE Transactions on Device and Materials Reliability, 2006, 6, 517-527.	2.0	13
112	Impact of MOSFET Gate-Oxide Reliability on CMOS Operational Amplifier in a 130-nm Low-Voltage Process. IEEE Transactions on Device and Materials Reliability, 2008, 8, 394-405.	2.0	13
113	Self-matched ESD cell in CMOS technology for 60-GHz broadband RF applications. , 2010, , .		13
114	Design on the low-capacitance bond pad for high-frequency I/O circuits in CMOS technology. IEEE Transactions on Electron Devices, 2001, 48, 2953-2956.	3.0	12
115	ESD implantation for subquarter-micron cmos technology to enhance ESD robustness. IEEE Transactions on Electron Devices, 2003, 50, 2126-2134.	3.0	12
116	Design of charge pump circuit in low-voltage CMOS process with suppressed return-back leakage current. , 2010, , .		12
117	On-Chip HBM and HMM ESD Protection Design for RF Applications in 40-nm CMOS Process. IEEE Transactions on Electron Devices, 2018, 65, 5267-5274.	3.0	12
118	Design of Multiple-Charge-Pump System for Implantable Biomedical Applications. , 2018, , .		12
119	Design of Stage-Selective Negative Voltage Generator to Improve On-Chip Power Conversion Efficiency for Neuron Stimulation. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 4122-4131.	5.4	12
120	Design of Dual-Mode Stimulus Chip With Built-In High Voltage Generator for Biomedical Applications. IEEE Transactions on Biomedical Circuits and Systems, 2020, 14, 961-970.	4.0	12
121	Schottky-Embedded Silicon-Controlled Rectifier With High Holding Voltage Realized in a 0.18- $\mu$ m Low-Voltage CMOS Process. IEEE Transactions on Electron Devices, 2021, 68, 1764-1771.	3.0	12
122	ESD protection design for I/O cells with embedded SCR structure as power-rail ESD clamp device in nanoscale CMOS technology. IEEE Journal of Solid-State Circuits, 2005, 40, 2329-2338.	5.4	11
123	The Impact of Drift Implant and Layout Parameters on ESD Robustness for On-Chip ESD Protection Devices in 40-V CMOS Technology. IEEE Transactions on Device and Materials Reliability, 2007, 7, 324-332.	2.0	11
124	On the design of power-rail esd clamp circuit with consideration of gate leakage current in 65-nm low-voltage CMOS process. , 2009, , .		11
125	New 4-Bit Transient-to-Digital Converter for System-Level ESD Protection in Display Panels. IEEE Transactions on Industrial Electronics, 2012, 59, 1278-1287.	7.9	11
126	High Area-Efficient ESD Clamp Circuit With Equivalent SRC\$-Based Detection Mechanism in a 65-nm CMOS Process. IEEE Transactions on Electron Devices, 2013, 60, 1011-1018.	3.0	11



#	ARTICLE	IF	CITATIONS
127	Self-protected LDMOS output device with embedded SCR to improve ESD robustness in 0.25- $\mu\text{m}$ 60-V BCD process. , 2013, , .		11
128	Study on ESD protection design with stacked low-voltage devices for high-voltage applications. , 2014, , .		11
129	Improving ESD robustness of stacked diodes with embedded SCR for RF applications in 65-nm CMOS. , 2014, , .		11
130	Layout design on multi-finger MOSFET for on-chip ESD protection circuits in a 0.18- $\mu\text{m}$ salicided CMOS process. , 0, , .		10
131	Design on latchup-free power-rail ESD clamp circuit in high-voltage CMOS ICs. , 2004, , .		10
132	The Impact of Inner Pickup on ESD Robustness of Multi-Finger NMOS in Nanoscale CMOS Technology. , 2006, , .		10
133	New Gate-Bias Voltage-Generating Technique With Threshold-Voltage Compensation for On-Glass Analog Circuits in LTPS Process. Journal of Display Technology, 2007, 3, 309-314.	1.2	10
134	Measurement on snapback holding voltage of high-voltage LDMOS for latch-up consideration. , 2008, , .		10
135	Low-capacitance ESD protection design for high-speed I/O interfaces in a 130-nm CMOS process. Microelectronics Reliability, 2009, 49, 650-659.	1.7	10
136	New Low-Leakage Power-Rail ESD Clamp Circuit in a 65-nm Low-Voltage CMOS Process. IEEE Transactions on Device and Materials Reliability, 2011, 11, 474-483.	2.0	10
137	Stimulus driver for epilepsy seizure suppression with adaptive loading impedance. Journal of Neural Engineering, 2011, 8, 066008.	3.5	10
138	Resistor-Less Design of Power-Rail ESD Clamp Circuit in Nanoscale CMOS Technology. IEEE Transactions on Electron Devices, 2012, 59, 3456-3463.	3.0	10
139	Investigation of Unexpected Latchup Path Between HV-LDMOS and LV-CMOS in a 0.25- $\mu\text{m}$ 60-V/5-V BCD Technology. IEEE Transactions on Electron Devices, 2017, 64, 3519-3523.	3.0	10
140	Optimization Design on Active Guard Ring to Improve Latch-Up Immunity of CMOS Integrated Circuits. IEEE Transactions on Electron Devices, 2019, 66, 1648-1655.	3.0	10
141	Using Schottky Barrier Diode to Improve Latch-Up Immunity for CMOS ICs Operating With Negative Voltage Sources. IEEE Electron Device Letters, 2021, 42, 395-397.	3.9	10
142	ESD protection design for mixed-voltage I/O circuit with substrate-triggered technique in sub-quarter-micron CMOS process. , 0, , .		9
143	Investigation on Device Characteristics of MOSFET Transistor Placed Under Bond Pad for High-Pin-Count SOC Applications. IEEE Transactions on Components and Packaging Technologies, 2004, 27, 452-460.	1.3	9
144	Design on Mixed-Voltage I/O Buffers with Consideration of Hot-Carrier Reliability. , 2007, , .		9

#	ARTICLE	IF	CITATIONS
145	Impact of Gate Leakage on Performances of Phase-Locked Loop Circuit in Nanoscale CMOS Technology. IEEE Transactions on Electron Devices, 2009, 56, 1774-1779.	3.0	9
146	High-voltage-tolerant stimulator with adaptive loading consideration for electronic epilepsy prosthetic SoC in a 0.18- $\mu\text{m}$ CMOS process. , 2012, , .		9
147	On the Design of Power-Rail ESD Clamp Circuits With Gate Leakage Consideration in Nanoscale CMOS Technology. IEEE Transactions on Device and Materials Reliability, 2014, 14, 536-544.	2.0	9
148	Study on the ESD-induced gate-oxide breakdown and the protection solution in 28nm high-k metal-gate CMOS technology. , 2015, , .		9
149	Area-Efficient ESD Clamp Circuit With a Capacitance-Boosting Technique to Minimize Standby Leakage Current. IEEE Transactions on Device and Materials Reliability, 2015, 15, 156-162.	2.0	9
150	ESD protection for output pad with well-coupled field-oxide device in 0.5- $\mu\text{m}$ CMOS technology. IEEE Transactions on Electron Devices, 1997, 44, 503-505.	3.0	8
151	Failure analysis of ESD damage in a high-voltage driver IC and the effective ESD protection solution [CMOS]. , 0, , .		8
152	Design of negative charge pump circuit with polysilicon diodes in a 0.25- $\mu\text{m}$ CMOS process. , 0, , .		8
153	On-Chip High-Voltage Charge Pump Circuit in Standard CMOS Processes With Polysilicon Diodes. , 2005, , .		8
154	Design of 2 $\times$ VDD-Tolerant I/O Buffer with Considerations of Gate-Oxide Reliability and Hot-Carrier Degradation. , 2007, , .		8
155	Investigation on Board-Level CDM ESD Issue in IC Products. IEEE Transactions on Device and Materials Reliability, 2008, 8, 694-704.	2.0	8
156	Design of 2xVDD-tolerant I/O buffer with 1xVDD CMOS devices. , 2009, , .		8
157	New Ballasting Layout Schemes to Improve ESD Robustness of I/O Buffers in Fully Silicided CMOS Process. IEEE Transactions on Electron Devices, 2009, 56, 3149-3159.	3.0	8
158	Design of Mixed-Voltage-Tolerant Crystal Oscillator Circuit in Low-Voltage CMOS Technology. IEEE Transactions on Circuits and Systems I: Regular Papers, 2009, 56, 966-974.	5.4	8
159	Improvement on ESD robustness of lateral DMOS in high-voltage CMOS ICs by body current injection. , 2009, , .		8
160	Impact of layout pickups to ESD robustness of MOS transistors in sub 100-nm CMOS process. , 2010, , .		8
161	System-Level ESD Protection for Automotive Electronics by Co-Design of TVS and CAN Transceiver Chips. IEEE Transactions on Device and Materials Reliability, 2017, 17, 570-576.	2.0	8
162	Study and Verification on the Latch-Up Path Between I/O pMOS and N-Type Decoupling Capacitors in 0.18- $\mu\text{m}$ CMOS Technology. IEEE Transactions on Device and Materials Reliability, 2019, 19, 445-451.	2.0	8

#	ARTICLE	IF	CITATIONS
163	An 82.9%-Efficiency Triple-Output Battery Management Unit for Implantable Neuron Stimulator in 180-nm Standard CMOS. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 788-792.	3.0	8
164	A microvalve cell printing technique using riboflavin photosensitizer for selective cell patterning onto a retinal chip. Bioprinting, 2020, 20, e00097.	5.8	8
165	Design of Fin-Diode-Triggered Rotated Silicon-Controlled Rectifier for High-Speed Digital Application in 16-nm FinFET Process. IEEE Transactions on Electron Devices, 2020, 67, 2725-2731.	3.0	8
166	CMOS on-chip electrostatic discharge protection circuit using four-SCR structures with low ESD-trigger voltage. Solid-State Electronics, 1994, 37, 17-26.	1.4	7
167	Latchup current self-stop circuit for whole-chip latchup prevention in bulk CMOS integrated circuits. , 0, , .		7
168	Stacked-NMOS triggered silicon-controlled rectifier for ESD protection in high/low-voltage-tolerant I/O interface. IEEE Electron Device Letters, 2002, 23, 363-365.	3.9	7
169	Title is missing!. Analog Integrated Circuits and Signal Processing, 2002, 32, 257-278.	1.4	7
170	51.3: Successful Electrostatic Discharge Protection Design for LTPS Circuits Integrated on Panel. Digest of Technical Papers SID International Symposium, 2003, 34, 1400.	0.3	7
171	Native-NMOS-triggered SCR (NANSCR) for ESD protection in 0.13- $\mu$ m CMOS integrated circuits. , 0, , .		7
172	Abnormal ESD Failure Mechanism in High-Pin-Count BGA Packaged ICs Due to Stressing Nonconnected Balls. IEEE Transactions on Device and Materials Reliability, 2004, 4, 24-31.	2.0	7
173	Correlation between transmission-line-pulsing I-V curve and human-body-model ESD level on low temperature poly-Si TFT devices. , 0, , .		7
174	A new output buffer for 3.3-V PCI-X application in a 0.13- $\mu$ m 1/2.5-V CMOS process. , 0, , .		7
175	ESD protection design for mixed-voltage I/O buffer with substrate-triggered circuit. IEEE Transactions on Circuits and Systems Part 1: Regular Papers, 2005, 52, 44-53.	0.1	7
176	Ultra-low-leakage power-rail ESD clamp circuit in nanoscale low-voltage CMOS process. Reliability Physics Symposium, 2009 IEEE International, 2009, , .	0.0	7
177	Board-Level ESD of Driver ICs on LCD Panel. IEEE Transactions on Device and Materials Reliability, 2009, 9, 59-64.	2.0	7
178	High-Voltage nLDMOS in Waffle-Layout Style With Body-Injected Technique for ESD Protection. IEEE Electron Device Letters, 2009, 30, 389-391.	3.9	7
179	P&euro40: Design of Analog Pixel Memory Circuit with Low Temperature Polycrystalline Silicon TFTs for Low Power Application. Digest of Technical Papers SID International Symposium, 2010, 41, 1363-1366.	0.3	7
180	On-Chip ESD detection circuit for system-level ESD protection design. , 2010, , .		7

#	ARTICLE	IF	CITATIONS
181	Design of low-leakage power-rail ESD clamp circuit with MOM capacitor and STSCR in a 65-nm CMOS process. , 2011, , .		7
182	Power-Rail ESD Clamp Circuit With Ultralow Standby Leakage Current and High Area Efficiency in Nanometer CMOS Technology. IEEE Transactions on Electron Devices, 2012, 59, 2626-2634.	3.0	7
183	Robust ESD Protection Design for 40-Gb/s Transceiver in 65-nm CMOS Process. IEEE Transactions on Electron Devices, 2013, 60, 3625-3631.	3.0	7
184	Layout Consideration and Circuit Solution to Prevent EOS Failure Induced by Latchup Test in a High-Voltage Integrated Circuits. IEEE Transactions on Device and Materials Reliability, 2014, 14, 493-498.	2.0	7
185	Optimization of Guard Ring Structures to Improve Latchup Immunity in an 18 V DDDMOS Process. IEEE Transactions on Electron Devices, 2016, 63, 2449-2454.	3.0	7
186	Design of Multi-Channel Monopolar Biphasic Stimulator for Implantable Biomedical Applications. , 2018, , .		7
187	RF/High-Speed I/O ESD Protection: Co-optimizing Strategy Between BEOL Capacitance and HBM Immunity in Advanced CMOS Process. IEEE Transactions on Electron Devices, 2020, 67, 2752-2759.	3.0	7
188	Energy Transformation Between the Inductor and the Power Transistor for the Unclamped Inductive Switching (UIS) Test. IEEE Transactions on Device and Materials Reliability, 2020, 20, 413-419.	2.0	7
189	Design of low-capacitance bond pad for high-frequency I/O applications in CMOS integrated circuits. , 0, , .		6
190	ESD protection strategy for sub-quarter-micron CMOS technology: gate-driven design versus substrate-triggered design. , 0, , .		6
191	A new charge pump circuit dealing with gate-oxide reliability issue in low-voltage processes. , 0, , .		6
192	Optimization of broadband RF performance and ESD robustness by &#x03C0;-model distributed ESD protection scheme. , 2004, , .		6
193	P-17: On-Panel Design Technique of Threshold Voltage Compensation for Output Buffer in LTPS Technology. Digest of Technical Papers SID International Symposium, 2005, 36, 288.	0.3	6
194	Low-Capacitance SCR With Waffle Layout Structure for On-Chip ESD Protection in RF ICs. Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE, 2007, , .	0.0	6
195	Overview on ESD protection design for mixed-voltage I/O interfaces with high-voltage-tolerant power-rail ESD clamp circuits in low-voltage thin-oxide CMOS technology. Microelectronics Reliability, 2007, 47, 27-35.	1.7	6
196	Temperature Coefficient of Poly-Silicon TFT and its Application on Voltage Reference Circuit With Temperature Compensation in LTPS Process. IEEE Transactions on Electron Devices, 2008, 55, 2583-2589.	3.0	6
197	Investigation on Robustness of CMOS Devices Against Cable Discharge Event (CDE) Under Different Layout Parameters in a Deep-Submicrometer CMOS Technology. IEEE Transactions on Electromagnetic Compatibility, 2008, 50, 810-821.	2.2	6
198	Investigation on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13- $\mu$ m CMOS technology. Microelectronics Reliability, 2010, 50, 821-830.	1.7	6

#	ARTICLE	IF	CITATIONS
199	Local CDM ESD Protection Circuits for Cross-Power Domains in 3D IC Applications. IEEE Transactions on Device and Materials Reliability, 2014, 14, 781-783.	2.0	6
200	Design of high-voltage-tolerant stimulus driver with adaptive loading consideration to suppress epileptic seizure in a 0.18- $\mu$ m CMOS process. Analog Integrated Circuits and Signal Processing, 2014, 79, 219-226.	1.4	6
201	Stacking-MOS Protection Design for Interface Circuits Against Cross-Domain CDM ESD Stresses. IEEE Transactions on Electron Devices, 2021, 68, 1461-1470.	3.0	6
202	The Impact of Holding Voltage of Transient Voltage Suppressor (TVS) on Signal Integrity of Microelectronics System With CMOS ICs Under System-Level ESD and EFT/Burst Tests. IEEE Transactions on Electron Devices, 2021, 68, 2152-2159.	3.0	6
203	ESD Protection Design With Low-Capacitance Consideration for High-Speed/High-Frequency I/O Interfaces in Integrated Circuits. Recent Patents on Engineering, 2007, 1, 131-145.	0.4	6
204	ESD protection design to overcome internal damages on interface circuits of CMOS IC with multiple separated power pins. , 0, , .		5
205	Design to avoid the over-gate-driven effect on ESD protection circuits in deep-submicron CMOS processes. , 0, , .		5
206	Failure analysis and solutions to overcome latchup failure event of a power controller IC in bulk CMOS technology. Microelectronics Reliability, 2006, 46, 1042-1049.	1.7	5
207	ESD robustness of thin-film devices with different layout structures in LTPS technology. Microelectronics Reliability, 2006, 46, 2067-2073.	1.7	5
208	ESD (Electrostatic Discharge) Protection Design for Nanoelectronics in CMOS Technology. , 2006, , .		5
209	ESD Protection Design by Using Only 1 $\mu$ A–VDD Low-Voltage Devices for Mixed-Voltage I/O Buffers with 3 $\mu$ A–VDD Input Tolerance. , 2006, , .		5
210	On-Chip ESD Protection Design for Automotive Vacuum-Fluorescent-Display (VFD) Driver IC to Sustain High ESD Stress. IEEE Transactions on Device and Materials Reliability, 2007, 7, 438-445.	2.0	5
211	Design of High-Voltage-Tolerant Power-Rail ESD Clamp Circuit in Low-Voltage CMOS Processes. , 2007, , .		5
212	Unexpected failure in power-rail ESD clamp circuits of CMOS integrated circuits in microelectronics systems during electrical fast transient (EFT) test and the re-design solution. , 2007, , .		5
213	The Impact of Gate-Oxide Breakdown on Common-Source Amplifiers With Diode-Connected Active Load in Low-Voltage CMOS Processes. IEEE Transactions on Electron Devices, 2007, 54, 2860-2870.	3.0	5
214	P-178: Design of On-Panel Readout Circuit for Touch Panel Application. Digest of Technical Papers SID International Symposium, 2010, 41, 1933.	0.3	5
215	Design of differential low-noise amplifier with cross-coupled-SCR ESD protection scheme. Microelectronics Reliability, 2010, 50, 831-838.	1.7	5
216	CDM ESD protection design with initial-on concept in nanoscale CMOS process. , 2010, , .		5

#	ARTICLE	IF	CITATIONS
217	New transient detection circuit for electrical fast transient (EFT) protection design in display panels. , 2010, , .		5
218	ESD protection consideration in nanoscale CMOS technology. , 2011, , .		5
219	Design and implementation of capacitive sensor readout circuit on glass substrate for touch panel applications. , 2011, , .		5
220	Layout styles to improve CDM ESD robustness of integrated circuits in 65-nm CMOS process. , 2011, , .		5
221	Latch-Up Protection Design With Corresponding Complementary Current to Suppress the Effect of External Current Triggers. IEEE Transactions on Device and Materials Reliability, 2015, 15, 242-249.	2.0	5
222	A 70nW, 0.3V temperature compensation voltage reference consisting of subthreshold MOSFETs in 65nm CMOS technology. , 2016, , .		5
223	Improving Safe-Operating-Area of a 5-V n-Channel Large Array MOSFET in a 0.15- $\mu\text{m}$ BCD Process. IEEE Transactions on Electron Devices, 2018, 65, 2948-2956.	3.0	5
224	ESD HBM Discharge Model in RF GaN-on-Si (MIS)HEMTs. IEEE Transactions on Electron Devices, 2022, 69, 2180-2187.	3.0	5
225	ESD protection design on analog pin with very low input capacitance for RF or current-mode applications. , 0, , .		4
226	On-chip ESD protection design for GHz RF integrated circuits by using polysilicon diodes in sub-quarter-micron CMOS process. , 0, , .		4
227	Whole-chip ESD protection strategy for CMOS integrated circuits in nanotechnology. , 0, , .		4
228	On-chip ESD protection circuit design with novel substrate-triggered SCR device in sub-quarter-micron CMOS process. , 0, , .		4
229	A CMOS bandgap reference circuit for sub-1-V operation without using extra low-threshold-voltage device. , 0, , .		4
230	Latchup test-induced failure within ESD protection diodes in a high-voltage CMOS IC product. , 2004, , .		4
231	Evaluation on efficient measurement setup for transient-induced latchup with bi-polar trigger. , 0, , .		4
232	Impact of MOSFET gate-oxide reliability on CMOS operational amplifiers in a 130-nm low-voltage CMOS process. , 0, , .		4
233	On-Chip Transient Detection Circuit for System-Level ESD Protection in CMOS ICs. , 2006, , .		4
234	Dependence of Layout Parameters on CDE (Cable Discharge Event) Robustness of CMOS Devices in a 0.25- $\mu\text{m}$ Salicided CMOS Process. , 2006, , .		4

#	ARTICLE	IF	CITATIONS
235	CMOS Power Amplifier with ESD Protection Design Merged in Matching Network. , 2007, , .		4
236	Bond Pad Design With Low Capacitance in CMOS Technology for RF Applications. IEEE Electron Device Letters, 2007, 28, 68-70.	3.9	4
237	Transient-Induced Latchup in CMOS Integrated Circuits due to Electrical Fast Transient (EFT) Test. , 2007, , .		4
238	Optimization on NMOS-based power-rail ESD clamp circuits with gate-driven mechanism in a 0.13-µm CMOS technology. , 2008, , .		4
239	Design and Realization of Delta-Sigma Analog-to-Digital Converter in LTPS Technology. Digest of Technical Papers SID International Symposium, 2009, 40, 1283-1286.	0.3	4
240	ESD protection design for low trigger voltage and high latch-up immunity. , 2010, , .		4
241	Design of negative high voltage generator for biphasic stimulator with soc integration consideration. , 2012, , .		4
242	Design of Compact ESD Protection Circuit for V-Band RF Applications in a 65-nm CMOS Technology. IEEE Transactions on Device and Materials Reliability, 2012, 12, 554-561.	2.0	4
243	Investigation on safe operating area and ESD robustness in a 60-V BCD process with different deep P-Well test structures. , 2013, , .		4
244	Design of Dual-Band ESD Protection for 24-/60-GHz Millimeter-Wave Circuits. IEEE Transactions on Device and Materials Reliability, 2013, 13, 110-118.	2.0	4
245	ESD protection design with stacked low-voltage devices for high-voltage pins of battery-monitoring IC. , 2015, , .		4
246	Active ESD protection for input transistors in a 40-nm CMOS process. , 2015, , .		4
247	Investigation of Human-Body-Model and Machine-Model ESD Robustness on Stacked Low-Voltage Field-Oxide Devices for High-Voltage Applications. IEEE Transactions on Electron Devices, 2016, , 1-6.	3.0	4
248	Design considerations and clinical applications of closed-loop neural disorder control SoCs. , 2017, , .		4
249	A CMOS-Process-Compatible Low-Voltage Junction-FET With Adjustable Pinch-Off Voltage. IEEE Transactions on Electron Devices, 2017, 64, 2812-2819.	3.0	4
250	A 13.56 MHz Metamaterial for the Wireless Power Transmission Enhancement in Implantable Biomedical Devices. , 2019, , .		4
251	ESD Protection Design With Diode-Triggered Quad-SCR for Separated Power Domains. IEEE Transactions on Device and Materials Reliability, 2019, 19, 283-289.	2.0	4
252	Design of High-Voltage-Tolerant Power-Rail ESD Protection Circuit for Power Pin of Negative Voltage in Low-Voltage CMOS Processes. IEEE Transactions on Electron Devices, 2020, 67, 40-46.	3.0	4

#	ARTICLE	IF	CITATIONS
253	ESD Failures of GaN-on-Si D-Mode AlGaIn/GaN MIS-HEMT and HEMT Devices for 5G Telecommunications. , 2021, , .		4
254	Whole-chip ESD protection for CMOS VLSI/ULSI with multiple power pins. , 0, , .		3
255	Design and analysis of the on-chip ESD protection circuit with a constant input capacitance for high-precision analog applications. , 0, , .		3
256	ESD protection circuits with novel MOS-bounded diode structures. , 0, , .		3
257	ESD protection design for mixed-voltage-tolerant I/O buffers with substrate-triggered technique. , 0, , .		3
258	Layout optimization on low-voltage-triggered PNP devices for ESD protection in mixed-voltage I/O interfaces. , 0, , .		3
259	Low-voltage-triggered PNP devices for ESD protection design in mixed-voltage I/O interface with over-VDD and under-VSS signal levels. , 0, , .		3
260	Transient-induced latchup in CMOS technology: physical mechanism and device simulation. , 0, , .		3
261	ESD protection design for IC with power-down-mode operation. , 0, , .		3
262	Initial-On ESD Protection Design with PMOS-Triggered SCR Device. , 2005, , .		3
263	ESD Robustness of 40-V CMOS Devices With/Without Drift Implant. Integrated Reliability Workshop Final Report, 2009 IRW '09 IEEE International, 2006, , .	0.0	3
264	Gate-Oxide Reliability on CMOS Analog Amplifiers in a 130-nm Low-Voltage CMOS Processes. , 2006, , .		3
265	Transient detection circuit for system-level ESD protection and its on-board behavior with EMI/EMC filters. , 2008, , .		3
266	New transient detection circuit for system-level ESD protection. , 2008, , .		3
267	ESD protection design with lateral DMOS transistor in 40-V BCD technology. , 2010, , .		3
268	Design to suppress return-back leakage current of charge pump circuit in low-voltage CMOS process. Microelectronics Reliability, 2011, 51, 871-878.	1.7	3
269	Adaptable stimulus driver for epileptic seizure suppression. , 2011, , .		3
270	Design of ESD protection for RF CMOS power amplifier with inductor in matching network. , 2012, , .		3



#	ARTICLE	IF	CITATIONS
271	Design of AC-coupled circuit for high-speed interconnects. , 2012, , .		3
272	Investigation on CDM ESD events at core circuits in a 65-nm CMOS process. Microelectronics Reliability, 2012, 52, 2627-2631.	1.7	3
273	Study of intrinsic characteristics of ESD protection diodes for high-speed I/O applications. Microelectronics Reliability, 2012, 52, 1020-1030.	1.7	3
274	Large-Swing-Tolerant ESD Protection Circuit for Gigahertz Power Amplifier in a 65-nm CMOS Process. IEEE Transactions on Microwave Theory and Techniques, 2013, 61, 914-921.	4.6	3
275	Ultra-low-leakage power-rail ESD clamp circuit in a 65-nm CMOS technology. , 2013, , .		3
276	Power-rail ESD clamp circuit with embedded-trigger SCR device in a 65-nm CMOS process. , 2014, , .		3
277	ESD protection design for high-speed applications in CMOS technology. , 2016, , .		3
278	ESD self-protection design on 2.4-GHz T/R switch for RF application in CMOS process. , 2016, , .		3
279	Quad-SCR Device for Cross-Domain ESD Protection. IEEE Transactions on Electron Devices, 2016, 63, 3177-3184.	3.0	3
280	Design of high-voltage-tolerant level shifter in low voltage CMOS process for neuro stimulator. , 2016, , .		3
281	Low-Leakage Bidirectional SCR With Symmetrical Trigger Circuit for ESD Protection in 40-nm CMOS Process. IEEE Transactions on Device and Materials Reliability, 2016, 16, 549-555.	2.0	3
282	ESD protection design on T/R switch with embedded SCR in CMOS process. , 2017, , .		3
283	Power-Rail ESD Clamp Circuit with Polysilicon Diodes Against False Trigger During Fast Power-on Events. , 2018, , .		3
284	Study on Latchup Path between HV-LDMOS and LV-CMOS in a 0.16- $\mu$ m 30-V/1.8-V BCD Technology. , 2018, , .		3
285	Area-Efficient On-Chip Transient Detection Circuit for System-Level ESD Protection Against Transient-Induced Malfunction. IEEE Transactions on Device and Materials Reliability, 2019, 19, 363-369.	2.0	3
286	Avalanche Ruggedness Capability and Improvement of 5-V n-Channel Large-Array MOSFET in BCD Process. IEEE Transactions on Electron Devices, 2019, 66, 3040-3048.	3.0	3
287	On-chip ESD protection using capacitor-couple technique in 0.5- $\mu$ m 3-V CMOS technology. , 0, , .		2
288	On-chip ESD protection design by using polysilicon diodes in CMOS technology for smart card application. , 0, , .		2

#	ARTICLE	IF	CITATIONS
289	Design on the turn-on efficient power-rail ESD clamp circuit with stacked polysilicon diodes. , 0, , .		2
290	Compact layout rule extraction for latchup prevention in a 0.25- $\mu$ m shallow-trench-isolation silicided bulk CMOS process. , 0, , .		2
291	Design on ESD protection circuit with very low and constant input capacitance. , 0, , .		2
292	Novel ESD implantation for sub-quarter-micron CMOS technology with enhanced machine-model ESD robustness. , 0, , .		2
293	Active device under bond pad to save I/O layout for high-pin-count SOC. , 0, , .		2
294	ESD protection design for broadband RF circuits with decreasing-size distributed protection scheme. , 0, , .		2
295	Design on Mixed-Voltage I/O Buffer With Blocking NMOS and Dynamic Gate-Controlled Circuit for High-Voltage-Tolerant Applications. , 0, , .		2
296	Experimental Evaluation and Device Simulation of Device Structure Influences on Latchup Immunity in High-Voltage 40-V CMOS Process. , 2006, , .		2
297	Dummy-Gate Structure to Improve ESD Robustness in a Fully-Salicided 130-nm CMOS Technology without Using Extra Salicide-Blocking Mask. , 0, , .		2
298	Circuit Performance Degradation of Sample-and-Hold Amplifier Due to Gate-Oxide Overstress in a 130-nm CMOS Process. , 2006, , .		2
299	On-Chip ESD Protection Strategies for RF Circuits in CMOS Technology. , 2006, , .		2
300	Investigation on RF Characteristics of Stacked P-I-N Polysilicon Diodes for ESD Protection Design in 0.18- $\mu$ m CMOS Technology. , 2006, , .		2
301	Ultra Low-Capacitance Bond Pad for RF Applications in CMOS Technology. Radio Frequency Integrated Circuits (RFIC) Symposium, IEEE, 2007, , .	0.0	2
302	Test Structure on SCR Device in Waffle Layout for RF ESD Protection. , 2007, , .		2
303	Design of Mixed-Voltage Crystal Oscillator Circuit in Low-Voltage CMOS Technology. , 2007, , .		2
304	ESD protection design for Giga-Hz high-speed I/O interfaces in a 130-nm CMOS process. , 2007, , .		2
305	Impact of Gate Tunneling Leakage on Performances of Phase Locked Loop Circuit in Nanoscale CMOS Technology. , 2007, , .		2
306	2xVDD-tolerant crystal oscillator circuit realized with 1xVDD CMOS devices without gate-oxide reliability issue. , 2008, , .		2

#	ARTICLE	IF	CITATIONS
307	Mechanism of snapback failure induced by the latch-up test in high-voltage CMOS integrated circuits. , 2008, , .		2
308	On-glass digital-to-analog converter with gamma correction for panel data driver. , 2008, , .		2
309	An ESD-protected 5-GHz differential low-noise amplifier in a 130-nm CMOS process. , 2008, , .		2
310	P-61: Temperature Coefficient of Diode-Connected LTPS Poly-Si TFTs and its Application on the Bandgap Reference Circuit. Digest of Technical Papers SID International Symposium, 2008, 39, 1410.	0.3	2
311	Circuit solutions on ESD protection design for mixed-voltage I/O buffers in nanoscale CMOS. , 2009, , .		2
312	Design of 2xVDD-tolerant mixed-voltage I/O buffer against gate-oxide reliability and hot-carrier degradation. Microelectronics Reliability, 2010, 50, 48-56.	1.7	2
313	Optimized layout on ESD protection diode with low parasitic capacitance. , 2010, , .		2
314	ESD protection circuit for high-voltage CMOS ICs with improved immunity against transient-induced latchup. , 2010, , .		2
315	Dual SCR with low-and-constant parasitic capacitance for ESD protection in 5-GHz RF integrated circuits. , 2010, , .		2
316	Protection design against system-level ESD transient disturbance on display panels. , 2010, , .		2
317	Design of power-rail ESD clamp circuit with adjustable holding voltage against mis-trigger or transient-induced latch-on events. , 2011, , .		2
318	ESD-aware circuit design in CMOS integrated circuits to meet system-level ESD specification in microelectronic systems. , 2011, , .		2
319	Failure analysis on gate-driven ESD clamp circuit after TLP stresses of different voltage steps in a 16-V CMOS process. , 2012, , .		2
320	Low-leakage power-rail ESD clamp circuit with gated current mirror in a 65-nm CMOS technology. , 2013, , .		2
321	Resistor-less power-rail ESD clamp circuit with ultra-low leakage current in 65nm CMOS process. , 2013, , .		2
322	Through Diffusion Tensor Magnetic Resonance Imaging to Evaluate the Original Properties of Neural Pathways of Patients with Partial Seizures and Secondary Generalization by Individual Anatomic Reference Atlas. BioMed Research International, 2014, 2014, 1-8.	1.9	2
323	A high-voltage-tolerant stimulator realized in the low-voltage CMOS process for cochlear implant. , 2014, , .		2
324	Stacked low-voltage PMOS for high-voltage ESD protection with latchup-free immunity. , 2015, , .		2

#	ARTICLE	IF	CITATIONS
325	Low-trigger ESD protection design with latch-up immunity for 5-V CMOS application by drain engineering. , 2017, , .		2
326	Self-Reset Transient Detection Circuit for On-Chip Protection Against System-Level Electrical-Transient Disturbance. IEEE Transactions on Device and Materials Reliability, 2018, 18, 114-121.	2.0	2
327	Investigation on Latch-Up Path Between I/O PMOS and Core PMOS in a 0.18- $\mu$ m CMOS Process. , 2019, , .		2
328	ESD Protection Design of High-Linearity SPDT CMOS T/R Switch for Cellular Applications. , 2019, , .		2
329	Optimization on On-Chip Surge Protection Device for USB Type-C HV Pins. , 2020, , .		2
330	New Energy Transformation Model for the Unclamped Inductive Switching (UIS) Test. , 2020, , .		2
331	Transient Voltage Suppressor (TVS) on Signal Integrity of Microelectronics System with CMOS ICs under System-Level ESD Test. , 2020, , .		2
332	Study on CDM ESD Robustness Among On-Chip Decoupling Capacitors in CMOS Integrated Circuits. IEEE Journal of the Electron Devices Society, 2021, 9, 881-890.	2.1	2
333	Impedance-Isolation Technique for ESD Protection Design in RF Integrated Circuits. IEICE Transactions on Electronics, 2009, E92-C, 341-351.	0.6	2
334	The Parasitic Latch-Up Path From Substrate Pâ€ Guard Ring to the NMOS in Deep N-Well Operating With Negative Voltage Sources. IEEE Electron Device Letters, 2022, 43, 604-606.	3.9	2
335	Schottky-Embedded Isolation Ring to Improve Latch-Up Immunity Between HV and LV Circuits in a 0.18 $\mu$ m BCD Technology. IEEE Journal of the Electron Devices Society, 2022, 10, 516-524.	2.1	2
336	An on-chip ESD protection circuit with complementary SCR structures for submicron CMOS ICs. , 0, , .		1
337	ESD reliability of thinner gate oxide in deep-submicron low-voltage CMOS technology. , 0, , .		1
338	Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's. , 0, , .		1
339	Layout design to minimize voltage-dependent variation on input capacitance of an analog ESD protection circuit. Journal of Electrostatics, 2002, 54, 73-93.	1.9	1
340	Test structure and verification on the MOSFET under bond pad for area-efficient I/O layout in high-pin-count SOC IC's. , 0, , .		1
341	Evaluation on ESD robustness of LTPS diode and TFT device by transmission line pulsing (TLP) technique. , 0, , .		1
342	ESD protection design for high-speed I/O interface of stub series terminated logic (SSTL) in a 0.25- $\mu$ m salicided CMOS process. , 0, , .		1

#	ARTICLE	IF	CITATIONS
343	A new failure mechanism on analog I/O cell under ND-mode esd stress in deep-submicron CMOS technology. , 0, , .		1
344	ESD protection design of low-voltage-triggered p-n-p devices and their failure modes in mixed-voltage I/O interfaces with signal levels higher than VDD and lower than VSS. IEEE Transactions on Device and Materials Reliability, 2005, 5, 602-612.	2.0	1
345	Methods to improve machine-model ESD robustness of NMOS devices in fully-salicated CMOS technology. , 0, , .		1
346	Design on power-rail esd clamp circuit for 3.3-V I/O interface by using only 1-V/2.5-V low-voltage devices in a 130-NM CMOS process. , 0, , .		1
347	Self-substrate-triggered technique to enhance turn-on uniformity of multi-finger ESD protection devices. , 0, , .		1
348	ESD Protection Design for Mixed-Voltage I/O Interfaces -- Overview. , 0, , .		1
349	ESD protection structure with embedded high-voltage P-type scr for automotive vacuum-fluorescent-display (VFD) applications. , 0, , .		1
350	ESD Protection Design for CMOS Integrated Circuits with Mixed-Voltage I/O Interfaces. , 0, , .		1
351	Method to Evaluate Cable Discharge Event (CDE) Reliability of Integrated Circuits in CMOS Technology. , 0, , .		1
352	Optimization of PMOS-triggered SCR devices for on-chip ESD protection in a 0.18- $\mu\text{m}$ CMOS technology. , 2007, , .		1
353	Automation of Synchronous Bias Transmission Line Pulsing System. , 2007, , .		1
354	Latchup-Like Failure of Power-Rail ESD Clamp Circuits in CMOS Integrated Circuits Under System-Level ESD Test. , 2007, , .		1
355	Design of bandgap voltage reference circuit with all TFT devices on glass substrate in a 3- $\mu\text{m}$ LTPS process. , 2008, , .		1
356	High-robust ESD protection structure with embedded SCR in high-voltage CMOS process. , 2008, , .		1
357	ESD protection design for fully integrated CMOS RF power amplifiers with waffle-structured SCR. , 2008, , .		1
358	Transient-to-digital converter for protection design in CMOS integrated circuits against electrical fast transient. , 2009, , .		1
359	Design of on-chip power-rail ESD clamp circuit with ultra-small capacitance to detect ESD transition. , 2009, , .		1
360	A bending N-Well ballast layout to improve ESD robustness in fully-silicated CMOS technology. , 2010, , .		1

#	ARTICLE	IF	CITATIONS
361	VDD-tolerant power-rail ESD clamp circuit with low standby leakage in 65-nm CMOS process. , 2010, , .		1
362	Implementation of the cosine law for location awareness system. , 2010, , .		1
363	ESD protection design for differential low-noise amplifier with cross-coupled SCR. , 2010, , .		1
364	CORDIC implementation of RSSI localization method. , 2010, , .		1
365	Electrostatic Discharge Protection Design for High-Voltage Programming Pin in Fully-Silicided CMOS ICs. IEEE Journal of Solid-State Circuits, 2011, 46, 537-545.	5.4	1
366	Design of Digital Time-Modulation Pixel Memory Circuit on Glass Substrate for Low Power Application. Digest of Technical Papers SID International Symposium, 2011, 42, 1281-1284.	0.3	1
367	Impact of shielding line on CDM ESD robustness of core circuits in a 65-nm CMOS process. , 2011, , .		1
368	Transient-to-digital converter to detect electrical fast transient (EFT) disturbance for system protection design. , 2011, , .		1
369	New design of transient-noise detection circuit with SCR device for system-level ESD protection. , 2012, , .		1
370	Area-efficient power-rail ESD clamp circuit with SCR device embedded into ESD-transient detection circuit in a 65nm CMOS process. , 2013, , .		1
371	Analysis and solution to overcome EOS failure induced by latchup test in a high-voltage integrated circuits. , 2013, , .		1
372	ESD protection design for wideband RF applications in 65-nm CMOS process. , 2014, , .		1
373	Impact of guard ring layout on the stacked low-voltage PMOS for high-voltage ESD protection. , 2015, , .		1
374	ESD protection design with latchup-free immunity in 120V SOI process. , 2015, , .		1
375	ESD-induced latchup-like failure in a touch panel control IC. , 2017, , .		1
376	On-Chip Transient Detection Circuit for Microelectronic Systems Against Electrical Transient Disturbances due to ESD Events. , 2018, , .		1
377	On-Chip Over-Voltage Protection Design Against Surge Events on the CC Pin of USB Type-C Interface. IEEE Transactions on Electron Devices, 2020, 67, 2702-2709.	3.0	1
378	Study on the Guard Rings for Latchup Prevention between HV-PMOS and LV-PMOS in a 0.15- $\mu\text{m}$ BCD Process. , 2021, , .		1

#	ARTICLE	IF	CITATIONS
379	NBL Causing Low Latch-up Immunity between HV-PMOS and LV-P/NMOS in a 0.15- $\mu\text{m}$ BCD Process. , 2021, , .		1
380	Improved Design and In Vivo Animal Tests of Bone-Guided Cochlear Implant Microsystem with Monopolar Biphasic Multiple Stimulation and Neural Action Potential Acquisition. , 2020, , .		1
381	Single Chip of Electrostatic Discharge Detector for IC Manufacturing Field Control. , 2022, , .		1
382	Efficient layout style of CMOS output buffer to improve driving capability of low-voltage submicron CMOS IC's. , 0, , .		0
383	Area-efficient layout design for output transistors with consideration of ESD reliability. , 0, , .		0
384	Mew diode string design with very low leakage current for using in power supply ESD clamp circuits. , 0, , .		0
385	Investigation on ESD robustness of CMOS devices in a 1.8-V 0.15- $\mu\text{m}$ partially-depleted SOI salicide CMOS technology. , 0, , .		0
386	ESD protection design for 900-MHz RF receiver with 8-kV HBM ESD robustness. , 0, , .		0
387	Novel electrostatic discharge protection design for nanoelectronics in nanoscale CMOS technology. , 0, , .		0
388	MOS-bounded diodes for on-chip ESD protection in a 0.15- $\mu\text{m}$ shallow-trench-isolation salicided CMOS process. , 0, , .		0
389	Electrostatic discharge implantation to improve machine-model ESD robustness of stacked NMOS in mixed I/O interface circuits. , 0, , .		0
390	Test structures to verify ESD robustness of on-glass devices in LTPS technology. , 0, , .		0
391	New design concept for on-chip ESD protection circuits with already-on device in nanoscale CMOS technology. , 0, , .		0
392	Circuit design to achieve whole-chip ESD protection for UXGA/HDTV LCOS IC product. , 0, , .		0
393	A new Schmitt trigger circuit in a 0.13 $\mu\text{m}$ 1/2.5 V CMOS process to receive 3.3 V input signals. , 0, , .		0
394	P-45: On-Chip ESD Protection Design for UXGA/HDTV LCoS in 0.35- $\mu\text{m}$ CMOS Technology. Digest of Technical Papers SID International Symposium, 2004, 35, 404.	0.3	0
395	ESD Protection Design for I/O Cells in Sub-130-nm CMOS Technology with Embedded SCR Structure. , 0, , .		0
396	System-Level ESD Protection Design with On-Chip Transient Detection Circuit. , 2006, , .		0

#	ARTICLE	IF	CITATIONS
397	Electrostatic discharge protection scheme without leakage current path for CMOS IC operating in power-down-mode condition on a system board. <i>Microelectronics Reliability</i> , 2006, 46, 301-310.	1.7	0
398	Design on new tracking circuit of I/O buffer in 0.13- $\mu$ m cell library for mixed-voltage application. , 0, , .		0
399	Study of board-level noise filters to prevent transient-induced latchup in CMOS integrated circuits during EMC/ESD test. , 2006, , .		0
400	A New Architecture for Charge Pump Circuit Without Suffering Gate-Oxide Reliability in Low-Voltage CMOS Processes. , 2007, , .		0
401	Optimization on SCR device with low capacitance for on-chip ESD protection in UWB RF circuits. , 2008, , .		0
402	Low-leakage electrostatic discharge protection circuit in 65-nm fully-silicided CMOS technology. , 2009, , .		0
403	Chip-level and board-level CDM ESD tests on IC products. , 2009, , .		0
404	Layout optimization on ESD diodes for giga-Hz RF and high-speed I/O circuits. , 2010, , .		0
405	Modeling the parasitic capacitance of ESD protection SCR to co-design matching network in RF ICs. , 2010, , .		0
406	New transient detection circuit to detect ESD-induced disturbance for automatic recovery design in display panels. , 2011, , .		0
407	Foreword for the Special Issue on ESD Technology. <i>IEEE Transactions on Device and Materials Reliability</i> , 2012, 12, 588-588.	2.0	0
408	Live demonstration: Implantable stimulator for epileptic seizure suppression with loading impedance adaptability. , 2012, , .		0
409	PMOS-based power-rail ESD clamp circuit with adjustable holding voltage controlled by ESD detection circuit. <i>Microelectronics Reliability</i> , 2013, 53, 208-214.	1.7	0
410	SCR device for on-chip ESD protection in RF power amplifier. , 2013, , .		0
411	Design of 2 $\times$ DD logic gates with only 1 $\times$ DD devices in nanoscale CMOS technology. , 2013, , .		0
412	ESD protection design for radio-frequency integrated circuits in nanoscale CMOS technology. , 2013, , .		0
413	25.2:Invited Paper: ESD and EOS Impacts during Module Assembly Processes for Display Panels. <i>Digest of Technical Papers SID International Symposium</i> , 2013, 44, 302-305.	0.3	0
414	SCR-based transient detection circuit for on-chip protection design against system-level electrical transient disturbance. <i>Microelectronics Reliability</i> , 2014, 54, 71-78.	1.7	0



#	ARTICLE	IF	CITATIONS
415	Vertical SCR structure for on-chip ESD protection in nanoscale CMOS technology. , 2015, , .		0
416	Improve latch-up immunity by circuit solution. , 2015, , .		0
417	Compensation circuit with additional junction sensor to enhance latchup immunity for CMOS integrated circuits. , 2015, , .		0
418	On-chip ESD protection design for HV integrated circuits. , 2016, , .		0
419	Design of 2.4-GHz T/R switch with embedded ESD protection devices in CMOS process. Microelectronics Reliability, 2017, 78, 258-266.	1.7	0
420	New on-chip transient detection circuit to improve electromagnetic susceptibility of microelectronic systems. , 2017, , .		0
421	ESD Protection Design with Low-Leakage Consideration for Silicon Chips of IoT Applications. , 2017, , .		0
422	Surge protection design with surge-to-digital converter for microelectronic circuits and systems. Microelectronics Reliability, 2018, 88-90, 2-5.	1.7	0
423	Over-Voltage Protection on the CC Pin of USB Type-C Interface against Electrical Overstress Events. , 2020, , .		0
424	Miniaturized Intracerebral Potential Recorder for Long-Term Local Field Potential of Deep Brain Signals. , 2020, 2020, 5188-5191.		0
425	Design of 2xVDD-Tolerant Power-Rail ESD Clamp Circuit Against False Trigger During Fast Power-ON Events. , 2021, , .		0
426	From Bioelectronics to Nanobioelectronics: The Biomedical Electronics Translational Research Center [Highlights]. IEEE Nanotechnology Magazine, 2021, 15, 3-6.	1.3	0
427	Closed-Loop Neuromodulation System-on-Chip (SoC) for Detection and Treatment of Epilepsy. , 2021, , 1-30.		0
428	A 8 Phases 192MHz Crystal-Less Clock Generator with PVT Calibration. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2017, E100.A, 275-282.	0.3	0
429	An Ultra-Low Voltage CMOS Voltage Controlled Oscillator with Process and Temperature Compensation. IEICE Transactions on Electronics, 2017, E100.C, 675-683.	0.6	0
430	Study on Transmitter with Stacking-MOS Structure of Interface Circuits for Cross-Domain CDM ESD Protection. , 2021, , .		0
431	Editorial: Microelectronic Implants for Central and Peripheral Nervous System: Overview of Circuit and System Technology. Frontiers in Neuroscience, 2021, 15, 794944.	2.8	0
432	An Output Buffer for 3.3-V Applications in a 0.13- $\mu\text{m}$ 1/2.5-V CMOS Process. IEEE Transactions on Circuits and Systems II: Express Briefs, 2009, , .	3.0	0

#	ARTICLE	IF	CITATIONS
433	Closed-Loop Neuromodulation System-on-Chip (SoC) for Detection and Treatment of Epilepsy. , 2022, , 383-412.		0