

# Jose Luis Abellan Miguel

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/8880718/publications.pdf>

Version: 2024-02-01

43  
papers

453  
citations

1162367

8  
h-index

1125271

13  
g-index

43  
all docs

43  
docs citations

43  
times ranked

368  
citing authors

#	ARTICLE	IF	CITATIONS
1	MGPUSim. , 2019, , .		49
2	Asymmetric NoC Architectures for GPU Systems. , 2015, , .		29
3	High-throughput Ant Colony Optimization on graphics processing units. Journal of Parallel and Distributed Computing, 2018, 113, 261-274.	2.7	25
4	Leveraging Silicon-Photonic NoC for Designing Scalable GPUs. , 2015, , .		24
5	GLocks: Efficient Support for Highly-Contended Locks in Many-Core CMPs. , 2011, , .		23
6	Managing Laser Power in Silicon-Photonic NoC Through Cache and NoC Reconfiguration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34, 972-985.	1.9	23
7	Profiling DNN Workloads on a Volta-based DGX-1 System. , 2018, , .		22
8	Efficient Hardware Barrier Synchronization in Many-Core CMPs. IEEE Transactions on Parallel and Distributed Systems, 2012, 23, 1453-1466.	4.0	21
9	Adaptive Tuning of Photonic Devices in a Photonic NoC Through Dynamic Workload Allocation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 801-814.	1.9	20
10	Griffin: Hardware-Software Support for Efficient Page Migration in Multi-GPU Systems. , 2020, , .		19
11	UMH. Transactions on Architecture and Code Optimization, 2016, 13, 1-25.	1.6	16
12	GNNMark: A Benchmark Suite to Characterize Graph Neural Network Training on GPUs. , 2021, , .		15
13	A G-Line-Based Network for Fast and Efficient Barrier Synchronization in Many-Core CMPs. , 2010, , .		12
14	Design Space Exploration of Accelerators and End-to-End DNN Evaluation with TFLITE-SOC. , 2020, , .		12
15	TAP-2.5D: A Thermally-Aware Chiplet Placement Methodology for 2.5D Systems. , 2021, , .		11
16	Valkyrie. , 2020, , .		11
17	STONNE: Enabling Cycle-Level Microarchitectural Simulation for DNN Inference Accelerators. , 2021, , .		11
18	Secure communications in wireless network-on-chips. , 2017, , .		10

#	ARTICLE	IF	CITATIONS
19	QN-Docking: An innovative molecular docking methodology based on Q-Networks. Applied Soft Computing Journal, 2020, 96, 106678.	4.1	10
20	METADOCK 2: a high-throughput parallel metaheuristic scheme for molecular docking. Bioinformatics, 2021, 37, 1515-1520.	1.8	10
21	Efficient and scalable barrier synchronization for many-core CMPs. , 2010, , .		9
22	Electro-Photonic NoC Designs for Kilocore Systems. ACM Journal on Emerging Technologies in Computing Systems, 2017, 13, 1-25.	1.8	9
23	STONNE: Enabling Cycle-Level Microarchitectural Simulation for DNN Inference Accelerators. IEEE Computer Architecture Letters, 2021, 20, 122-125.	1.0	9
24	Stencil computations on heterogeneous platforms for the Jacobi method: GPUs versus Cell BE. Journal of Supercomputing, 2012, 62, 787-803.	2.4	7
25	CellStats: A Tool to Evaluate the Basic Synchronization and Communication Operations of the Cell BE. , 2008, , .		5
26	Thermal management of manycore systems with silicon-photonic networks. , 2014, , .		5
27	Thermal management of manycore systems with silicon-photonic networks. , 2014, , .		5
28	Spartan: A Sparsity-Adaptive Framework to Accelerate Deep Neural Network Training on GPUs. IEEE Transactions on Parallel and Distributed Systems, 2021, 32, 2448-2463.	4.0	5
29	Photonic-based express coherence notifications for many-core CMPs. Journal of Parallel and Distributed Computing, 2018, 113, 179-194.	2.7	4
30	Accelerating Drugs Discovery with Deep Reinforcement Learning. , 2018, , .		4
31	Enhancing the Parallelization of Non-bonded Interactions Kernel for Virtual Screening on GPUs. Lecture Notes in Computer Science, 2015, , 620-626.	1.0	4
32	Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs. , 2012, , .		3
33	InsideNet: A tool for characterizing convolutional neural networks. Future Generation Computer Systems, 2019, 100, 298-315.	4.9	3
34	Characterizing the Basic Synchronization and Communication Operations in Dual Cell-Based Blades. Lecture Notes in Computer Science, 2008, , 456-465.	1.0	3
35	ECONO: Express coherence notifications for efficient cache coherency in many-core CMPs. , 2013, , .		2
36	Deploying Hardware Locks to Improve Performance and Energy Efficiency of Hardware Transactional Memory. Lecture Notes in Computer Science, 2013, , 220-231.	1.0	1

#	ARTICLE	IF	CITATIONS
37	Design of an efficient communication infrastructure for highly contended locks in many-core CMPs. Journal of Parallel and Distributed Computing, 2013, 73, 972-985.	2.7	1
38	Efficient Hardware-Supported Synchronization Mechanisms for Manycores. , 2015, , 753-803.		1
39	Characterizing the basic synchronization and communication operations in Dual Cell-based Blades through CellStats. Journal of Supercomputing, 2010, 53, 247-268.	2.4	0
40	Efficient DirOB Cache Coherency for Many-core CMPs. Procedia Computer Science, 2013, 18, 2545-2548.	1.2	0
41	Fast and efficient commits for Lazy-Lazy hardware transactional memory. Journal of Supercomputing, 2015, 71, 4305-4326.	2.4	0
42	CNN-SIM: A Detailed Arquitectural Simulator of CNN Accelerators. Lecture Notes in Computer Science, 2020, , 720-724.	1.0	0
43	Special Issue on Networks-on-Chip Again on the Rise: From Emerging Applications to Emerging Technologies. Micromachines, 2021, 12, 1570.	1.4	0