

Eric A M Klumperink

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/8372190/publications.pdf>

Version: 2024-02-01

48
papers

2,359
citations

279798

23
h-index

276875

41
g-index

48
all docs

48
docs citations

48
times ranked

1345
citing authors

#	ARTICLE	IF	CITATIONS
1	Tunable High-Q N-Path Band-Pass Filters: Modeling and Verification. IEEE Journal of Solid-State Circuits, 2011, 46, 998-1010.	5.4	368
2	A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by N^2 . IEEE Journal of Solid-State Circuits, 2009, 44, 3253-3263.	5.4	282
3	Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops. IEEE Transactions on Circuits and Systems II: Express Briefs, 2009, 56, 117-121.	3.0	224
4	Spur Reduction Techniques for Phase-Locked Loops Exploiting A Sub-Sampling Phase Detector. IEEE Journal of Solid-State Circuits, 2010, 45, 1809-1821.	5.4	183
5	Unified Frequency-Domain Analysis of Switched-Series- SRC Passive Mixers and Samplers. IEEE Transactions on Circuits and Systems I: Regular Papers, 2010, 57, 2618-2631.	5.4	122
6	Widely Tunable 4th Order Switched G_m - C Band-Pass Filter Based on N-Path Filters. IEEE Journal of Solid-State Circuits, 2012, 47, 3105-3119.	5.4	114
7	Tunable N-Path Notch Filters for Blocker Suppression: Modeling and Verification. IEEE Journal of Solid-State Circuits, 2013, 48, 1370-1382.	5.4	106
8	Compact Cascadable g_m - C All-Pass True Time Delay Cell With Reduced Delay Variation Over Frequency. IEEE Journal of Solid-State Circuits, 2015, 50, 693-703.	5.4	100
9	Enhanced-Selectivity High-Linearity Low-Noise Mixer-First Receiver With Complex Pole Pair Due to Capacitive Positive Feedback. IEEE Journal of Solid-State Circuits, 2018, 53, 1348-1360.	5.4	80
10	A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging. IEEE Journal of Solid-State Circuits, 2015, 50, 1412-1423.	5.4	78
11	Discrete-Time Mixing Receiver Architecture for RF-Sampling Software-Defined Radio. IEEE Journal of Solid-State Circuits, 2010, 45, 1732-1745.	5.4	58
12	Lowering the SNR Wall for Energy Detection Using Cross-Correlation. IEEE Transactions on Vehicular Technology, 2011, 60, 3748-3757.	6.3	48
13	A 2.4-GHz 16-Phase Sub-Sampling Fractional-N PLL With Robust Soft Loop Switching. IEEE Journal of Solid-State Circuits, 2018, 53, 715-727.	5.4	39
14	High-Linearity Bottom-Plate Mixing Technique With Switch Sharing for N -Path Filters/Mixers. IEEE Journal of Solid-State Circuits, 2019, 54, 323-335.	5.4	38
15	Analysis of the Signal Transfer and Folding in N-Path Filters With a Series Inductance. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62, 263-272.	5.4	37
16	Advantages of Shift Registers Over DLLs for Flexible Low Jitter Multiphase Clock Generation. IEEE Transactions on Circuits and Systems II: Express Briefs, 2008, 55, 244-248.	3.0	34
17	Analysis of the Effect of Source Capacitance and Inductance on N -Path Mixers and Filters. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 1469-1480.	5.4	34
18	A Fully Passive RF Front End With 13-dB Gain Exploiting Implicit Capacitive Stacking in a Bottom-Plate N-Path Filter/Mixer. IEEE Journal of Solid-State Circuits, 2020, 55, 1139-1150.	5.4	34

#	ARTICLE	IF	CITATIONS
37	A 1-4 GHz 4 \times 4 MIMO Receiver with 4 Reconfigurable Orthogonal Beams for Analog Interference Rejection. , 2019, , .		7
38	A digital sine-weighted switched-Gm mixer for single-clock power-scalable parallel receivers. , 2017, , .		6
39	A 0.06 μ m 3.4-MHz 92- μ W Analog FIR Channel Selection Filter With Very Sharp Transition Band for IoT Receivers. IEEE Solid-State Circuits Letters, 2019, 2, 171-174.	2.0	5
40	Analysis of Switched Capacitor Losses in Polar and Quadrature Switched Capacitor PAs. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 1904-1908.	3.0	5
41	Interference Mitigation by Adaptive Analog Spatial Filtering for MIMO Receivers. IEEE Transactions on Microwave Theory and Techniques, 2021, 69, 4169-4179.	4.6	5
42	Improving harmonic rejection for spectrum sensing using crosscorrelation. , 2012, , .		4
43	Digital-to-Frequency Converters With a DTC: Theoretical Analysis of the Output SFDR. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 3761-3774.	5.4	3
44	A Predistortion-Less Digital Transmitter With \sim 50-dB ACLR Exploiting Output Conductance Linearization. IEEE Solid-State Circuits Letters, 2021, 4, 162-165.	2.0	3
45	A CMOS spectrum analyzer frontend for cognitive radio achieving +25dBm IIP3 and \sim 169 dBm/Hz DANL. , 2012, , .		2
46	A Switched Capacitor Digital Sinewave Mixer for Software-Defined Radio. IEEE Solid-State Circuits Letters, 2019, 2, 13-16.	2.0	1
47	Multi-Receiver Cross-Correlation Technique for (B)FSK Radios. IEEE Access, 2021, 9, 96791-96798.	4.2	1
48	Simplified Harmonic Rejection Mixer Analysis and Design Based on a Filtered Periodic Impulse Model. IEEE Transactions on Circuits and Systems II: Express Briefs, 2021, 68, 2292-2296.	3.0	1