Huazhong Yang

List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/8340187/huazhong-yang-publications-by-year.pdf
Version: 2024-04-20

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.
The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

248 papers	3,165 citations	25 h-index	49 g-index
329 ext. papers	4,378 ext. citations	2.6 avg, IF	5.5 L-index

#	Paper	IF	Citations
248	PACA: A Pattern Pruning Algorithm and Channel-Fused High PE Utilization Accelerator for CNNs. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2022**, 1-1	2.5	1
247	A Bi-directional Integrated Equalizer Based on the Sepic-Zeta Converter for Hybrid Energy Storage System. *IEEE Transactions on Power Electronics*, **2022**, 1-1	7.2	3
246	STICKER-IM: A 65 nm Computing-in-Memory NN Processor Using Block-Wise Sparsity Optimization and Inter/Intra-Macro Data Reuse. *IEEE Journal of Solid-State Circuits*, **2022**, 1-14	5.5	3
245	Bit-Aware Fault-Tolerant Hybrid Retraining and Remapping Schemes for RRAM-Based Computing-in-Memory Systems. *IEEE Transactions on Circuits and Systems II: Express Briefs*, **2022**, 1-1	3.5	
244	Accuracy Optimization With the Framework of Non-Volatile Computing-In-Memory Systems. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2021**, 1-12	3.9	
243	A 65-nm Energy-Efficient Interframe Data Reuse Neural Network Accelerator for Video Applications. *IEEE Journal of Solid-State Circuits*, **2021**, 1-1	5.5	
242	DyTAN: Dynamic Ternary Content Addressable Memory Using Nanoelectromechanical Relays. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2021**, 29, 1981-1993	2.6	0
241	A community effort to assess and improve computerized interpretation of 12-lead resting electrocardiogram. *Medical and Biological Engineering and Computing*, **2021**, 60, 33	3.1	1
240	. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2021**, 40, 2237-2250	2.5	0
239	Almost-Nonvolatile IGZO-TFT-Based Near-Sensor In-Memory Computing **2021**,		3
238	STICKER-T: An Energy-Efficient Neural Network Processor Using Block-Circulant Algorithm and Unified Frequency-Domain Acceleration. *IEEE Journal of Solid-State Circuits*, **2021**, 56, 1936-1948	5.5	3
237	MACSen: A Processing-In-Sensor Architecture Integrating MAC Operations Into Image Sensor for Ultra-Low-Power BNN-Based Intelligent Visual Perception. *IEEE Transactions on Circuits and Systems II: Express Briefs*, **2021**, 68, 627-631	3.5	6
236	. *IEEE Sensors Journal*, **2021**, 21, 1799-1808	4	3
235	Mixup Asymmetric Tri-Training for Heartbeat Classification Under Domain Shift. *IEEE Signal Processing Letters*, **2021**, 28, 718-722	3.2	3
234	Senputing: An Ultra-Low-Power Always-On Vision Perception Chip Featuring the Deep Fusion of Sensing and Computing. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2021**, 1-12	3.9	4
233	A Non-Volatile Computing-In-Memory Framework With Margin Enhancement Based CSA and Offset Reduction Based ADC **2021**,		1
232	Epipolar Geometry Guided Highly Robust Structured Light 3D Imaging. *IEEE Signal Processing Letters*, **2021**, 28, 887-891	3.2	2

231	INCAME: Interruptible CNN Accelerator for Multi-robot Exploration. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2021**, 1-1	2.5	
230	Bridge Dynamic Displacement Monitoring using Adaptive Data Fusion of GNSS and Accelerometer Measurements. *IEEE Sensors Journal*, **2021**, 1-1	4	0
229	CLECG: A novel Contrastive Learning Framework for Electrocardiogram Arrhythmia Classification. *IEEE Signal Processing Letters*, **2021**, 1-1	3.2	1
228	Enabling Lower-Power Charge-Domain Nonvolatile In-Memory Computing With Ferroelectric FETs. *IEEE Transactions on Circuits and Systems II: Express Briefs*, **2021**, 1-1	3.5	4
227	FTT-NAS: Discovering Fault-tolerant Convolutional Neural Architecture. *ACM Transactions on Design Automation of Electronic Systems*, **2021**, 26, 1-24	1.5	1
226	NS-FDN: Near-Sensor Processing Architecture of Feature-Configurable Distributed Network for Beyond-Real-Time Always-on Keyword Spotting. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2021**, 1-14	3.9	7
225	. *IEEE Access*, **2021**, 9, 84773-84782	3.5	0
224	. *IEEE Sensors Journal*, **2021**, 1-1	4	
223	Soft Error Mitigation for Deep Convolution Neural Network on FPGA Accelerators **2020**,		6
222	One-Shot Refresh: A Low-Power Low-Congestion Approach for Dynamic Memories. *IEEE Transactions on Circuits and Systems II: Express Briefs*, **2020**, 67, 3402-3406	3.5	1
221	CNN-based Feature-point Extraction for Real-time Visual SLAM on Embedded FPGA **2020**,		6
220	MSP-MFCC: Energy-Efficient MFCC Feature Extraction Method With Mixed-Signal Processing Architecture for Wearable Speech Recognition Applications. *IEEE Access*, **2020**, 8, 48720-48730	3.5	20
219	FTT-NAS: Discovering Fault-Tolerant Neural Architecture **2020**,		9
218	Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2020**, 39, 4707-4720	2.5	6
217	The Role and Challenges of Body Channel Communication in Wearable Flexible Electronics. *IEEE Transactions on Biomedical Circuits and Systems*, **2020**, 14, 283-296	5.1	10
216	GAAS: An Efficient Group Associated Architecture and Scheduler Module for Sparse CNN Accelerators. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2020**, 39, 5170-5182	2.5	1
215	NS-CIM: A Current-Mode Computation-in-Memory Architecture Enabling Near-Sensor Processing for Intelligent IoT Vision Nodes. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2020**, 67, 2909-2922	3.9	14
214	An Energy-Efficient Quantized and Regularized Training Framework For Processing-In-Memory Accelerators **2020**,		4

213	FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface **2020**,		5
212	Autofocusing method for high-resolution three-dimensional profilometry. *Optics Letters*, **2020**, 45, 375	3	9
211	High-Quality Single-Model Deep Video Compression with Frame-Conv3D and Multi-frame Differential Modulation. *Lecture Notes in Computer Science*, **2020**, 239-254	0.9	0
210	NS-KWS **2020**,		3
209	Multi-channel precision-sparsity-adapted inter-frame differential data codec for video neural network processor **2020**,		2
208	DSA: More Efficient Budgeted Pruning via Differentiable Sparsity Allocation. *Lecture Notes in Computer Science*, **2020**, 592-607	0.9	9
207	A Generic Graph-Based Neural Architecture Encoding Scheme for Predictor-Based NAS. *Lecture Notes in Computer Science*, **2020**, 189-204	0.9	11
206	STICKER: An Energy-Efficient Multi-Sparsity Compatible Accelerator for Convolutional Neural Networks in 65-nm CMOS. *IEEE Journal of Solid-State Circuits*, **2020**, 55, 465-477	5.5	14
205	CNN-based Monocular Decentralized SLAM on embedded FPGA **2020**,		2
204	Optimization and Evaluation of Energy-Efficient Mixed-Signal MFCC Feature Extraction Architecture **2020**,		2
203	Enabling Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud **2020**,		5
202	Design of Almost-Nonvolatile Embedded DRAM Using Nanoelectromechanical Relay Devices **2020**,		1
201	CDS-RSRAM: a Reconfigurable SRAM Architecture to Reduce Read Power with Column Data Segmentation **2020**,		1
200	Enabling Secure NVM-Based in-Memory Neural Network Computing by Sparse Fast Gradient Encryption. *IEEE Transactions on Computers*, **2020**, 69, 1596-1610	2.5	3
199	Unsupervised Domain Adaptation for ECG Arrhythmia Classification. *Annual International Conference of the IEEE Engineering in Medicine and Biology Society IEEE Engineering in Medicine and Biology Society Annual International Conference*, **2020**, 2020, 304-307	0.9	4
198	. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2020**, 39, 1414-1427	2.5	15
197	Processing Near Sensor Architecture in Mixed-Signal Domain With CMOS Image Sensor of Convolutional-Kernel-Readout Method. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2020**, 67, 389-400	3.9	12
196	ASP-SIFT: Using Analog Signal Processing Architecture to Accelerate Keypoint Detection of SIFT Algorithm. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2020**, 28, 198-211	2.6	1

195	A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs **2019**,		3
194	HyVE: Hybrid Vertex-Edge Memory Hierarchy for Energy-Efficient Graph Processing. *IEEE Transactions on Computers*, **2019**, 68, 1131-1146	2.5	4
193	A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM **2019**,		25
192	Design of 2T/Cell and 3T/Cell Nonvolatile Memories with Emerging Ferroelectric FETs. *IEEE Design and Test*, **2019**, 36, 39-45	1.4	15
191	AERIS **2019**,		1
190	A 3.77TOPS/W Convolutional Neural Network Processor With Priority-Driven Kernel Optimization. *IEEE Transactions on Circuits and Systems II: Express Briefs*, **2019**, 66, 277-281	3.5	9
189	A global and updatable ECG beat classification system based on recurrent neural networks and active learning. *Information Sciences*, **2019**, 501, 523-542	7.7	42
188	Dynamic Channel Modeling and OFDM System Analysis for Capacitive Coupling Body Channel Communication. *IEEE Transactions on Biomedical Circuits and Systems*, **2019**, 13, 735-745	5.1	5
187	An Auto Loss Compensation System for Capacitive-Coupled Body Channel Communication. *IEEE Transactions on Biomedical Circuits and Systems*, **2019**, 13, 756-765	5.1	4
186	On-Chip Instruction Generation for Cross-Layer CNN Accelerator on FPGA **2019**,		2
185	Large depth-of-field 3D shape measurement using an electrically tunable lens. *Optics Express*, **2019**, 27, 29697-29709	3.3	14
184	A Sparse-Adaptive CNN Processor with Area/Performance balanced N-Way Set-Associate PE Arrays Assisted by a Collision-Aware Scheduler **2019**,		7
183	**2019**,		3
182	Guided, Fusion-Based, Large Depth-of-field 3D Imaging Using a Focal Stack. *Sensors*, **2019**, 19,	3.8	8
181	Demystifying and Mitigating Code-Dependent Switching Distortions in Current-Steering DACs. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2019**, 66, 68-81	3.9	11
180	A 130-nm Ferroelectric Nonvolatile System-on-Chip With Direct Peripheral Restore Architecture for Transient Computing System. *IEEE Journal of Solid-State Circuits*, **2019**, 54, 885-895	5.5	9
179	A 2.2-GHz Configurable Direct Digital Frequency Synthesizer Based on LUT and Rotation. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2019**, 66, 1970-1980	3.9	2
178	Design Methodology for TFT-Based Pseudo-CMOS Logic Array With Multilayer Interconnection Architecture and Optimization Algorithms. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2019**, 38, 2043-2057	2.5	1

177	GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2019**, 38, 640-653	2.5	33
176	TIME: A Training-in-Memory Architecture for RRAM-Based Deep Neural Networks. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2019**, 38, 834-847	2.5	32
175	Mechanical strain and temperature aware design methodology for thin-film transistor based pseudo-CMOS logic array **2018**,		1
174	A Five-Tissue-Layer Human Body Communication Circuit Model Tunable to Individual Characteristics. *IEEE Transactions on Biomedical Circuits and Systems*, **2018**, 12, 303-312	5.1	15
173	Redundancy-bandwidth scalable techniques for signal-independent element transition rates in high-speed current-steering DACs. *International Journal of Circuit Theory and Applications*, **2018**, 46, 1006-1027	2	0
172	PAGANI Toolkit: Parallel graph-theoretical analysis package for brain network big data. *Human Brain Mapping*, **2018**, 39, 1869-1885	5.9	8
171	Lowering Area Overheads for FeFET-Based Energy-Efficient Nonvolatile Flip-Flops. *IEEE Transactions on Electron Devices*, **2018**, 65, 2670-2674	2.9	11
170	A Tissue-Channel Transcutaneous Power Transfer Technique for Implantable Devices. *IEEE Transactions on Power Electronics*, **2018**, 33, 9753-9761	7.2	17
169	Angel-Eye: A Complete Design Flow for Mapping CNN Onto Embedded FPGA. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2018**, 37, 35-47	2.5	216
168	Hardware Trojan Detection in Third-Party Digital Intellectual Property Cores by Multilevel Feature Analysis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2018**, 37, 1370-1383	2.5	20
167	HyVE: Hybrid vertex-edge memory hierarchy for energy-efficient graph processing **2018**,		4
166	Design of FPGA-Based Accelerator for Convolutional Neural Network under Heterogeneous Computing Framework with OpenCL. *International Journal of Reconfigurable Computing*, **2018**, 2018, 1-10	2.1	3
165	Hu-Fu: Hardware and Software Collaborative Attack Framework Against Neural Networks **2018**,		17
164	Stuck-at Fault Tolerance in RRAM Computing Systems. *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, **2018**, 8, 102-115	5.2	46
163	Energy-Efficient SRAM Design with Data-Aware Dual-Modes L0T Storage Cell for CNN Processors **2018**,		1
162	Long live TIME **2018**,		17
161	CMOS Image Sensor Data-Readout Method for Convolutional Operations with Processing Near Sensor Architecture **2018**,		5
160	**2018**,		57

159	Scene-Adaptive Image Acquisition for Focus Stacking **2018**,		4
158	**2018**,		7
157	**2017**,		84
156	Computation-oriented fault-tolerance schemes for RRAM computing systems **2017**,		17
155	A Deep Learning Approach for Blind Drift Calibration of Sensor Networks. *IEEE Sensors Journal*, **2017**, 17, 4158-4171	4	38
154	Low-overhead implementation of logic encryption using gate replacement techniques **2017**,		3
153	A Ferroelectric Nonvolatile Processor with 46 $mu $ s System-Level Wake-up Time and 14 $mu $ s Sleep Time for Energy Harvesting Applications. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2017**, 64, 596-607	3.9	23
152	Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture **2017**,		2
151	A Self-Adaptive Capacitive Compensation Technique for Body Channel Communication. *IEEE Transactions on Biomedical Circuits and Systems*, **2017**, 11, 1001-1012	5.1	13
150	An Investigation on Ground Electrodes of Capacitive Coupling Human Body Communication. *IEEE Transactions on Biomedical Circuits and Systems*, **2017**, 11, 910-919	5.1	19
149	Noise Margin, Delay, and Power Model for Pseudo-CMOS TFT Logic Circuits. *IEEE Transactions on Electron Devices*, **2017**, 64, 2635-2642	2.9	5
148	CP-FPGA: Energy-Efficient Nonvolatile FPGA With Offline/Online Checkpointing Optimization. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2017**, 25, 2153-2163	2.6	1
147	All-Digital Galvanically-Coupled BCC Receiver Resilient to Frequency Misalignment. *IEEE Transactions on Biomedical Circuits and Systems*, **2017**, 11, 714-726	5.1	6
146	ForeGraph **2017**,		50
145	A General Framework for Hardware Trojan Detection in Digital Circuits by Statistical Learning Algorithms. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2017**, 36, 1633-1646	2.5	15
144	Two-stream binocular network: Accurate near field finger detection based on binocular images **2017**,		1
143	CORAL: Coarse-grained reconfigurable architecture for Convolutional Neural Networks **2017**,		5
142	MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2017**, 1-1	2.5	12

141	AICNN: Implementing Typical CNN Algorithms with Analog-to-Information Conversion Architecture **2017**,		5
140	A 65-nm ReRAM-Enabled Nonvolatile Processor With Time-Space Domain Adaption and Self-Write-Termination Achieving $> 4times $ Faster Clock Frequency and $> 6times $ Higher Restore Speed. *IEEE Journal of Solid-State Circuits*, **2017**, 52, 2769-2785	5.5	7
139	. *IEEE Journal of Solid-State Circuits*, **2017**, 52, 2194-2207	5.5	26
138	Multistage Latency Adders Architecture Employing Approximate Computing. *Journal of Circuits, Systems and Computers*, **2017**, 26, 1750039	0.9	2
137	DVFS-Based Long-Term Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2017**, 25, 2981-2994	2.6	4
136	Instruction driven cross-layer CNN accelerator with winograd transformation on FPGA **2017**,		14
135	Region ensemble network: Improving convolutional network for hand pose estimation **2017**,		65
134	Exploring the Precision Limitation for RRAM-Based Analog Approximate Computing. *IEEE Design and Test*, **2016**, 33, 51-58	1.4	13
133	Storage-Less and Converter-Less Photovoltaic Energy Harvesting With Maximum Power Point Tracking for Internet of Things. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2016**, 35, 173-186	2.5	58
132	Accurate personal ultraviolet dose estimation with multiple wearable sensors **2016**,		1
131	Host cancelation-based spread spectrum watermarking for audio anti-piracy over Internet. *Security and Communication Networks*, **2016**, 9, 4691-4702	1.9	0
130	NVPsim: A simulator for architecture explorations of nonvolatile processors **2016**,		1
129	Modeling Random Telegraph Noise as a Randomness Source and its Application in True Random Number Generation. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2016**, 35, 1435-1448	2.5	17
128	Spread spectrum audio watermarking based on perceptual characteristic aware extraction. *IET Signal Processing*, **2016**, 10, 266-273	1.7	20
127	Solar Power Prediction Assisted Intra-task Scheduling for Nonvolatile Sensor Nodes. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2016**, 35, 724-737	2.5	24
126	Technological Exploration of RRAM Crossbar Array for Matrix-Vector Multiplication. *Journal of Computer Science and Technology*, **2016**, 31, 3-19	1.7	78
125	FPGP **2016**,		53
124	A priority-based selective bit dropping strategy to reduce DRAM and SRAM power in image processing. *IEICE Electronics Express*, **2016**, 13, 20160990-20160990	0.5	2

123	Blind Drift Calibration of Sensor Networks Using Sparse Bayesian Learning. *IEEE Sensors Journal*, **2016**, 1-1	4	17
122	A Real-Time and Energy-Efficient Implementation of Difference-of-Gaussian with Flexible Thin-Film Transistors **2016**,		1
121	Optimizing convolutional neural network on FPGA under heterogeneous computing framework with OpenCL **2016**,		1
120	A Multi-accuracy-Level Approximate Memory Architecture Based on Data Significance Analysis **2016**,		9
119	Noise Margin Modeling for Zero- $V_{text {GS}}$ Load TFT Circuits and Yield Estimation. *IEEE Transactions on Electron Devices*, **2016**, 63, 684-690	2.9	6
118	Going Deeper with Embedded FPGA Platform for Convolutional Neural Network **2016**,		550
117	**2016**,		43
116	Angel-Eye: A Complete Design Flow for Mapping CNN onto Customized Hardware **2016**,		27
115	GPU-Accelerated Sparse LU Factorization for Circuit Simulation with Performance Modeling. *IEEE Transactions on Parallel and Distributed Systems*, **2015**, 26, 786-795	3.7	34
114	HS3-DPG: Hierarchical Simulation for 3-D P/G Network. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2015**, 23, 2307-2311	2.6	1
113	A 14-bit 1.0-GS/s dynamic element matching DAC with >80 dB SFDR up to the Nyquist **2015**,		6
112	A 5-tissue-layer lumped-element based HBC circuit model compatible to IEEE802.15.6 **2015**,		4
111	RRAM-Based Analog Approximate Computing. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2015**, 34, 1905-1917	2.5	69
110	Approximate Computing in Chrominance Cache for Image/Video Processing **2015**,		7
109	Nonvolatile memory allocation and hierarchy optimization for high-level synthesis **2015**,		3
108	Supply-Noise Interactions Among Submodules Inside a Charge-Pump PLL. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2015**, 23, 771-775	2.6	2
107	Drift detection and calibration of sensor networks **2015**,		7
106	Design exploration of inrush current aware controller for nonvolatile processor **2015**,		10

105	Blind drift calibration of sensor networks using signal space projection and Kalman filter **2015**,		3
104	A 6-bit 320-MS/s 2-bit/cycle SAR ADC with tri-level charge redistribution **2015**,		1
103	Simultaneous accelerator parallelization and point-to-point interconnect insertion for bus-based embedded SoCs. *Tsinghua Science and Technology*, **2015**, 20, 644-660	3.4	1
102	An FPGA-based real-time simultaneous localization and mapping system **2015**,		3
101	Multistage Function Speculation Adders. *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, **2015**, E98.A, 954-965	0.4	1
100	An energy efficient backup scheme with low inrush current for nonvolatile SRAM in energy harvesting sensor nodes **2015**,		16
99	Design of RF transceivers for wireless sensor networks in hazardous applications. *Analog Integrated Circuits and Signal Processing*, **2014**, 79, 319-329	1.2	2
98	Efficient region-aware P/G TSV planning for 3D ICs **2014**,		5
97	A 14 Bit 500 MS/s CMOS DAC Using Complementary Switched Current Sources and Time-Relaxed Interleaving DRRZ. *IEEE Transactions on Circuits and Systems I: Regular Papers*, **2014**, 61, 2337-2347	3.9	17
96	Hardware acceleration with pipelined adder for Support Vector Machine classifier **2014**,		2
95	PaCC: A Parallel Compare and Compress Codec for Area Reduction in Nonvolatile Processors. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2014**, 22, 1491-1505	2.6	33
94	Design considerations for low power time-mode SAR ADC. *International Journal of Circuit Theory and Applications*, **2014**, 42, 707-730	2	2
93	**2014**,		7
92	A novel digital compensation technique for current bias without additional power consumption. *Analog Integrated Circuits and Signal Processing*, **2014**, 80, 557-564	1.2	
91	GoHop: Personal VPN to defend from censorship **2014**,		4
90	Storage-less and converter-less maximum power point tracking of photovoltaic cells for a nonvolatile microprocessor **2014**,		40
89	Using nonvolatile processors to reduce leakage in power management approaches **2014**,		1
88	Increasing compression ratio of low complexity compressive sensing video encoder with application-aware configurable mechanism **2014**,		1

87	Exploration of Electrical and Novel Optical Chip-to-Chip Interconnects. *IEEE Design and Test*, **2014**, 31, 28-35	1.4	7
86	Statistical analysis of random telegraph noise in digital circuits **2014**,		4
85	Intra-task scheduling for storage-less and converter-less solar-powered nonvolatile sensor nodes **2014**,		11
84	A 12-bit 400-MS/s SHA-less pipelined ADC **2014**,		1
83	A blind audio watermarking algorithm by logarithmic quantization index modulation. *Multimedia Tools and Applications*, **2014**, 71, 1157-1177	2.5	8
82	A High-Linearity Energy-Efficient CMOS PA for Wireless Environment Monitoring **2013**,		2
81	A 1.9 GHz ADPLL with 130 reference cycles settling time in 0.18 μm CMOS technology. *Analog Integrated Circuits and Signal Processing*, **2013**, 76, 81-89	1.2	2
80	NICSLU: An Adaptive Sparse Matrix Solver for Parallel Circuit Simulation. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **2013**, 32, 261-274	2.5	37
79	HS3DPG: Hierarchical simulation for 3D P/G network **2013**,		1
78	MDCT Sinusoidal Analysis for Audio Signals Analysis and Processing. *IEEE Transactions on Audio Speech and Language Processing*, **2013**, 21, 1403-1414		5
77	A 12-bit self-calibrating SAR ADC achieving a Nyquist 90.4-dB SFDR. *Analog Integrated Circuits and Signal Processing*, **2013**, 74, 239-254	1.2	17
76	A low-power robust GFSK demodulation technique for WBAN applications **2013**,		3
75	An energy efficient fully integrated OOK transceiver SoC for wireless body area networks **2013**,		5
74	Design of variable latency adder based on present and transitional states prediction **2013**,		3
73	A hybrid cache architecture with 2D-based prefetching scheme for image and video processing **2013**,		3
72	Evaluation and mitigation of performance degradation under random telegraph noise for digital circuits. *IET Circuits, Devices and Systems*, **2013**, 7, 273-282	1.1	
71	A novel redundant pipelined successive approximation register ADC. *IEICE Electronics Express*, **2013**, 10, 20130047-20130047	0.5	2
70	Design and implementation of motion compensator in memory reduced HDTV decoder with embedded compression engine. *Multimedia Tools and Applications*, **2012**, 56, 597-614	2.5	1

69	Probabilistic Brain Fiber Tractography on GPUs **2012**,		2
68	FPGA based memory efficient high resolution stereo vision system for video tolling **2012**,		9
67	Robust and transparent audio watermarking based on improved spread spectrum and psychoacoustic masking **2012**,		5
66	An adaptive LU factorization algorithm for parallel circuit simulation **2012**,		7
65	A "NEAR-THE-BEST" SYSTEM-LEVEL DESIGN METHODOLOGY OF MULTI-CORE H.264 VIDEO DECODER BASED ON THE PARALLELIZED MULTI-CORE SIMULATOR. *Journal of Circuits, Systems and Computers*, **2012**, 21, 1250058	0.9	
64	Lifetime-Aware Battery Allocation for Wireless Sensor Network under Cost Constraints. *IEICE Transactions on Communications*, **2012**, E95.B, 1651-1660	0.5	4
63	Selective Host-Interference Cancellation: A New Informed Embedding Strategy for Spread Spectrum Watermarking. *IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences*, **2012**, E95.A, 1065-1073	0.4	4
62	Balanced Switching Schemes for Gradient-Error Compensation in Current-Steering DACs. *IEICE Transactions on Electronics*, **2012**, E95.C, 1790-1798	0.4	2
61	An EScheduler-Based Data Dependence Analysis and Task Scheduling for Parallel Circuit Simulation. *IEEE Transactions on Circuits and Systems II: Express Briefs*, **2011**, 58, 702-706	3.5	24
60	A low power time-to-digital converter for all-digital phase-locked loop. *Journal of Electronics*, **2011**, 28, 402-408		1
59	A PLL based WSN transmitter and I/Q LO signal generator at 430∼435 MHz. *Analog Integrated Circuits and Signal Processing*, **2011**, 67, 293-308	1.2	2
58	Low-Power Off-Chip Memory Design for Video Decoder Using Embedded Bus-Invert Coding **2011**,		1
57	A heterogeneous accelerator platform for multi-subject voxel-based brain network analysis **2011**,		2
56	System-Level Evaluation of Video Processing System Using SimpleScalar-Based Multi-core Processor Simulator **2011**,		1
55	Design methodology of multistage time-domain logic speculation circuits **2011**,		1
54	An Energy Efficient Sensor Network Processor with Latency-Aware Adaptive Compression. *IEICE Transactions on Electronics*, **2011**, E94-C, 1220-1228	0.4	
53	A Low-Power IF Circuit with 5 dB Minimum Input SNR for GFSK Low-IF Receivers. *IEICE Transactions on Electronics*, **2011**, E94-C, 1680-1689	0.4	1
52	Dual-mode low power pipelined ADC with pre-charged switched operational amplifier. *Tsinghua Science and Technology*, **2010**, 15, 221-227	3.4	0

51	Hardware computing for brain network analysis **2010**,		4
50	SERSim: a soft error rate simulator and a case study for a 32-bit OpenRisc 1200 microprocessor. *International Journal of Electronics*, **2010**, 97, 441-455	1.2	2
49	Cooperative blind receiving scheme for space-time coding systems **2010**,		1
48	Design methodology of variable latency adders with multistage function speculation **2010**,		9
47	Transmission line inspires a new distributed algorithm to solve the nonlinear dynamical system of physical circuit **2010**,		1
46	Making Human Connectome Faster: GPU Acceleration of Brain Network Analysis **2010**,		5
45	MDCT spectrum separation: Catching the fine spectral structures for stereo coding **2010**,		3
44	FPGA and GPU implementation of large scale SpMV **2010**,		19
43	A 250KS/s, 0.8V ultra low power successive approximation register ADC using a Dynamic rail-to-rail comparator. *IEICE Electronics Express*, **2010**, 7, 261-267	0.5	5
42	Lightweight Precision-Adaptive Time Synchronization in Wireless Sensor Networks. *IEICE Transactions on Communications*, **2010**, E93-B, 2299-2308	0.5	6
41	Low-standby-current and high-speed SAFF with improved conditional-precharge modules. *International Journal of Electronics*, **2009**, 96, 639-656	1.2	
40	A voltage-controlled oscillator with an ultra-low supply voltage and its application to a fractional-N phase-locked loop. *International Journal of Electronics*, **2009**, 96, 1011-1022	1.2	2
39	Software tools for analyzing NBTI-induced digital circuit degradation. *Journal of Electronics*, **2009**, 26, 715-719		
38	An accurate prediction model for computational overheads of security mechanisms in Wireless Sensor Networks. *Journal of Electronics*, **2009**, 26, 699-705		
37	Performance analysis of data hiding in MPEG-4 AAC audio. *Tsinghua Science and Technology*, **2009**, 14, 55-61	3.4	12
36	A low power error detection in the syndrome calculator block for reed-solomon codes: RS(204,188). *Tsinghua Science and Technology*, **2009**, 14, 474-477	3.4	2
35	A highly linear low-voltage source-degeneration transconductor based on unity-gain buffer. *Tsinghua Science and Technology*, **2009**, 14, 698-702	3.4	3
34	A fast-locking all-digital phase-locked loop with a novel counter-based mode switching controller **2009**,		2

33	A power efficient digitally programmable delay element for low power VLSI applications **2009**,		3
32	A Functional Model of SystemC-Based MPEG-2 Decoder with Heterogeneous Multi-IP-Cores and Hybrid-Interconnections Architecture **2009**,		1
31	A novel low power time-mode comparator for successive approximation register ADC. *IEICE Electronics Express*, **2009**, 6, 1155-1160	0.5	4
30	Temperature-Aware NBTI Modeling Techniques in Digital Circuits. *IEICE Transactions on Electronics*, **2009**, E92-C, 875-886	0.4	5
29	Robustness Mode Detection Algorithm in the DRM System. *IEEE Transactions on Broadcasting*, **2008** , 54, 792-798	4.7	
28	A New Family of Sequential Elements With Built-in Soft Error Tolerance for Dual-VDD Systems. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, **2008**, 16, 1372-1384	2.6	9
27	Design of Circular Signal Constellations in the Presence of Phase Noise **2008**,		4
26	A precision adaptive average time synchronization protocol in wireless sensor networks **2008**,		5
25	Design of Signal Constellations in the Presence of Phase Noise **2008**,		8
24	Implementation of low-swing differential interface circuits for high-speed on-chip asynchronous interconnection. *Science in China Series F: Information Sciences*, **2008**, 51, 975-984		2
23	Comparison of Sigma-Delta Modulator for fractional-N PLL frequency synthesizer. *Journal of Electronics*, **2007**, 24, 374-379		1
22	Phase noise analysis of oscillators with Sylvester representation for periodic time-varying modulus matrix by regular perturbations. *Science in China Series F: Information Sciences*, **2007**, 50, 587-599		
21	Sensitivity of carrier offset and MAI in DAPSK-MC-CDMA systems **2007**,		1
20	Accurate Temperature-Dependent Integrated Circuit Leakage Power Estimation is Easy **2007**,		111
19	High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit **2007**,		12
18	A highly linear low voltage CMOS triode transconductor **2007**,		1
17	Thermal vs Energy Optimization for DVFS-Enabled Processors in Embedded Systems **2007**,		73
16	MODIFIED CONDITIONAL-PRECHARGE SENSE-AMPLIFIER-BASED FLIP-FLOP WITH IMPROVED SPEED. *Journal of Circuits, Systems and Computers*, **2007**, 16, 199-210	0.9	1

15	An Ultra Low Output Resistance and Wide Swing Voltage Follower **2007**,		3
14	Channel estimation with circularly slipping window in MIMO-OFDM systems. *Journal of Electronics*, **2006**, 23, 929-932		
13	More Practical Intermodulation Distortion in Envelope Elimination and Restoration RF Power Amplifiers. *Midwest Symposium on Circuits and Systems*, **2006**,	1	1
12	Accurate and Fast Estimation of Junction Band-to-Band Leakage in Nanometer-Scale MOSFET **2006** ,		1
11	Leakage Power Modeling Method for SRAM Considering Temperature, Supply Voltage and Bias Voltage **2006**,		2
10	A 10-Bit, 40 MSamples/s Low Power Pipeline ADC for System-on-a-Chip Digital TV Application **2006**,		1
9	Low Voltage Low Power Class-AB OTA with Negative Resistance Load **2006**,		6
8	A low power ROM-less direct digital frequency synthesizer with preset value pipelined accumulator **2006**,		1
7	Modeling the Impact of Process Variation on Critical Charge Distribution **2006**,		17
6	A Novel Low-Power and High-Speed Master-Slave D Flip-Flop **2006**,		1
5	An analytical phase noise model of charge pump mismatch in sigma-delta frequency synthesizer. *Analog Integrated Circuits and Signal Processing*, **2006**, 48, 223-229	1.2	13
4	Application of DAPSK in HF communications. *IEEE Communications Letters*, **2005**, 9, 613-615	3.8	10
3	Full Time-Varying Phase Noise Analysis for MOS Oscillators Based on Floquet and Sylvester Theorems. *Analog Integrated Circuits and Signal Processing*, **2005**, 45, 247-261	1.2	1
2	MOS CURRENT MODE LOGIC CIRCUITS: DESIGN CONSIDERATION IN HIGH-SPEED LOW-POWER APPLICATIONS AND ITS FUTURE TREND, A TUTORIAL. *International Journal of High Speed Electronics and Systems*, **2005**, 15, 599-614	0.5	2
1	Improved multiuser detector for fast FH/MFSK systems with soft-limiter		2