

# Sheldon Tan

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/8195760/sheldon-tan-publications-by-year.pdf>

**Version:** 2024-04-24

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

220  
papers

1,583  
citations

18  
h-index

28  
g-index

269  
ext. papers

2,025  
ext. citations

1.9  
avg, IF

4.97  
L-index

#	Paper	IF	Citations
220	Electrothermal Simulation and Optimal Design of Thermoelectric Cooler using Analytical Approach. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	
219	EM Lifetime Constrained Optimization for Multi-Segment Power Grid Networks. <i>Embedded Systems</i> , <b>2021</b> , 365-383		0
218	Runtime Long-Term Reliability Management Using Stochastic Computing in Deep Neural Networks <b>2021</b> ,		1
217	The 2021 Asia and South Pacific Design Automation Conference (ASPDAC). <i>IEEE Design and Test</i> , <b>2021</b> , 38, 121-122	1.4	
216	Fast Physics-Based Electromigration Analysis for Full-Chip Networks by Efficient Eigenfunction-Based Solution. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 507-520	2.5	1
215	A Fast Semi-Analytic Approach for Combined Electromigration and Thermomigration Analysis for General Multisegment Interconnects. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 350-363	2.5	1
214	Robust power grid network design considering EM aging effects for multi-segment wires. <i>The Integration VLSI Journal</i> , <b>2021</b> , 77, 38-47	1.4	0
213	Post-Silicon Heat-Source Identification and Machine-Learning-Based Thermal Modeling Using Infrared Thermal Imaging. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 694-707	2.5	5
212	Full-Chip Power Density and Thermal Map Characterization for Commercial Microprocessors under Heat Sink Cooling. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	0
211	Real-Time Full-Chip Thermal Tracking: A Post-Silicon, Machine Learning Perspective. <i>IEEE Transactions on Computers</i> , <b>2021</b> , 1-1	2.5	1
210	GLU3.0: Fast GPU-based Parallel Sparse LU Factorization for Circuit Simulation. <i>IEEE Design and Test</i> , <b>2020</b> , 37, 78-90	1.4	5
209	An Adaptive Electromigration Assessment Algorithm for Full-chip Power/Ground Networks <b>2020</b> ,		1
208	Machine Learning Based Online Full-Chip Heatmap Estimation <b>2020</b> ,		4
207	<b>2020</b> ,		2
206	Interconnect Electromigration Modeling and Analysis for Nanometer ICs: From Physics to Full-Chip. <i>IPSI Transactions on System LSI Design Methodology</i> , <b>2020</b> , 13, 42-55	0.2	0
205	HAT-DRL: Hotspot-Aware Task Mapping for Lifetime Improvement of Multicore System using Deep Reinforcement Learning <b>2020</b> ,		1
204	GridNet <b>2020</b> ,		5

203	EM-GAN: Data-Driven Fast Stress Analysis for Multi-Segment Interconnects <b>2020</b> ,			3
202	Full-chip wire-oriented back-end-of-line TDDDB hotspot detection and lifetime analysis. <i>The Integration VLSI Journal</i> , <b>2020</b> , 70, 90-98	1.4		0
201	Fast Analytic Electromigration Analysis for General Multisegment Interconnect Wires. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 421-432	2.6		5
200	Leakage-Aware Predictive Thermal Management for Multicore Systems Using Echo State Network. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 1400-1413	2.5		7
199	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 885-894	2.5		5
198	EMSpice: Physics-Based Electromigration Check Using Coupled Electronic and Stress Simulation. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2020</b> , 20, 376-389	1.6		5
197	Dynamic Reliability Management for Multi-Core Processor Based on Deep Reinforcement Learning <b>2019</b> ,			1
196	Long-Term Reliability of Nanometer VLSI Systems <b>2019</b> ,			8
195	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 940-953	2.6		5
194	Hot Spot Identification and System Parameterized Thermal Modeling for Multi-Core Processors Through Infrared Thermal Imaging <b>2019</b> ,			4
193	Reliability based hardware Trojan design using physics-based electromigration models. <i>The Integration VLSI Journal</i> , <b>2019</b> , 66, 9-15	1.4		0
192	Saturation-Volume Estimation for Multisegment Copper Interconnect Wires. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 1666-1674	2.6		2
191	GPU-based Ising computing for solving max-cut combinatorial optimization problems. <i>The Integration VLSI Journal</i> , <b>2019</b> , 69, 335-344	1.4		9
190	Compact EM Models for Multi-Segment Interconnect Wires <b>2019</b> , 121-151			
189	Dynamic EM Models for Transient Stress Evolution and Recovery <b>2019</b> , 97-120			
188	Physics-Based EM Modeling <b>2019</b> , 13-45			
187	Learning-Based DRM and Energy Optimization for Manycore Dark Silicon Processors <b>2019</b> , 217-245			
186	Resource-Based EM Modeling DRM for Multi-Core Microprocessors <b>2019</b> , 177-194			

185	EM Assessment for Power Grid Networks <b>2019</b> , 153-175		
184	Fast EM Stress Evolution Analysis Using Krylov Subspace Method <b>2019</b> , 47-66		
183	Fast EM Immortality Analysis for Multi-Segment Copper Interconnect Wires <b>2019</b> , 67-96		
182	. <i>IEEE Transactions on Computers</i> , <b>2019</b> , 68, 526-541	2.5	7
181	Dynamic reliability management based on resource-based EM modeling for multi-core microprocessors. <i>Microelectronics Journal</i> , <b>2018</b> , 74, 106-115	1.8	2
180	Electromigration-lifetime constrained power grid optimization considering multi-segment interconnect wires <b>2018</b> ,		6
179	Physics-Based Compact TDDDB Models for Low- $\$k\$\$$ BEOL Copper Interconnects With Time-Varying Voltage Stressing. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 239-248	2.6	2
178	Accelerating electromigration aging for fast failure detection for nanometer ICs <b>2018</b> ,		6
177	A Fast Leakage-Aware Full-Chip Transient Thermal Estimation Method. <i>IEEE Transactions on Computers</i> , <b>2018</b> , 67, 617-630	2.5	12
176	Fast Electromigration Immortality Analysis for Multisegment Copper Interconnect Wires. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2018</b> , 37, 3137-3150	2.5	18
175	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 969-980	2.6	17
174	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 531-543	2.6	4
173	Recent advances in EM and BTI induced reliability modeling, analysis and optimization (invited). <i>The Integration VLSI Journal</i> , <b>2018</b> , 60, 132-152	1.4	25
172	Thermal-Sensor-Based Occupancy Detection for Smart Buildings Using Machine-Learning Methods. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2018</b> , 23, 1-21	1.5	16
171	Prediction of chaotic time series by using ANNs, ANFIS and SVMs <b>2018</b> ,		3
170	SVM Based Intrusion Detection Using Nonlinear Scaling Scheme <b>2018</b> ,		8
169	Multi-physics-based FEM analysis for post-voiding analysis of electromigration failure effects <b>2018</b> ,		5
168	Postvoiding FEM Analysis for Electromigration Failure Characterization. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 2483-2493	2.6	7

167	Accelerating Electromigration Wear-Out Effects Based on Configurable Sink-Structured Wires <b>2018</b>			1
166	Detection of counterfeited ICs via on-chip sensor and post-fabrication authentication policy. <i>The Integration VLSI Journal</i> , <b>2018</b> , 63, 31-40	1.4		3
165	Dynamic electromigration modeling for transient stress evolution and recovery under time-dependent current and temperature stressing. <i>The Integration VLSI Journal</i> , <b>2017</b> , 58, 518-527	1.4		11
164	Energy and Lifetime Optimizations for Dark Silicon Manycore Microprocessor Considering Both Hard and Soft Errors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 2561-2574 <sup>2,6</sup>			16
163	Recovery-aware proactive TSV repair for electromigration in 3D ICs <b>2017</b> ,			2
162	Physics-based electromigration modeling and assessment for multi-segment interconnects in power grid networks <b>2017</b> ,			16
161	Fast physics-based electromigration analysis for multi-branch interconnect trees <b>2017</b> ,			6
160	. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2017</b> , 17, 653-666	1.6		13
159	Prediction of chaotic time-series with different MLE values using FPGA-based ANNs <b>2017</b> ,			1
158	Comprehensive detection of counterfeit ICs via on-chip sensor and post-fabrication authentication policy <b>2017</b> ,			2
157	Dynamic temperature-aware reliability modeling for multi-branch interconnect trees <b>2017</b> ,			1
156	Leveraging recovery effect to reduce electromigration degradation in power/ground TSV <b>2017</b> ,			3
155	Parallel GMRES solver for fast analysis of large linear dynamic systems on GPU platforms. <i>The Integration VLSI Journal</i> , <b>2016</b> , 52, 10-22	1.4		6
154	EM-Based On-Chip Aging Sensor for Detection of Recycled ICs. <i>IEEE Design and Test</i> , <b>2016</b> , 33, 56-64	1.4		6
153	Overview of cyber-physical temperature estimation in smart buildings: From modeling to measurements <b>2016</b> ,			2
152	Learning-based occupancy behavior detection for smart buildings <b>2016</b> ,			3
151	Finite difference method for electromigration analysis of multi-branch interconnects <b>2016</b> ,			9
150	Energy-efficient wireless temperature sensing for smart building applications <b>2016</b> ,			3

149	Electromigration assessment for power grid networks considering temperature and thermal stress effects. <i>The Integration VLSI Journal</i> , <b>2016</b> , 55, 307-315	1.4	15
148	Fast stress analysis for runtime reliability enhancement of 3D IC using artificial neural network <b>2016</b> ,		1
147	Electromigration recovery modeling and analysis under time-dependent current and temperature stressing <b>2016</b> ,		17
146	Corrections to [CPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis] [2015 DOI: 10.1109/TVLSI.2015.2421287]. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2016</b> , 24, 1212-1212	2.6	
145	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 1811-1824	2.5	30
144	Physics-Based Electromigration Models and Full-Chip Assessment for Power Grid Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 1848-1861	2.5	49
143	Learning-based dynamic reliability management for dark silicon processor considering EM effects <b>2016</b> ,		5
142	Statistical Rare-Event Analysis and Parameter Guidance by Elite Learning Sample Selection. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2016</b> , 21, 1-21	1.5	4
141	New power budgeting and thermal management scheme for multi-core systems in dark silicon <b>2016</b> ,		5
140	Dynamic reliability management for near-threshold dark silicon processors <b>2016</b> ,		4
139	Occupancy Detection in Smart Buildings Using Support Vector Regression Method <b>2016</b> ,		2
138	Physics-based full-chip TDDB assessment for BEOL interconnects <b>2016</b> ,		1
137	Voltage-based electromigration immortality check for general multi-branch interconnects <b>2016</b> ,		13
136	Invited - Cross-layer modeling and optimization for electromigration induced reliability <b>2016</b> ,		4
135	Hierarchical Dynamic Thermal Management Method for High-Performance Many-Core Microprocessors. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2016</b> , 22, 1-21	1.5	19
134	New electromigration modeling and analysis considering time-varying temperature and current densities <b>2015</b> ,		3
133	H -Matrix-Based Finite-Element-Based Thermal Analysis for 3D ICs. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2015</b> , 20, 1-25	1.5	4
132	Interconnect reliability modeling and analysis for multi-branch interconnect trees <b>2015</b> ,		10

131	2-matrix-based finite element linear solver for fast transient thermal analysis of high-performance ICs. <i>International Journal of Circuit Theory and Applications</i> , <b>2015</b> , 43, 1953-1970	2	
130	Task Migrations for Distributed Thermal Management Considering Transient Effects. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 397-401	2.6	29
129	Parallel Thermal Analysis of 3-D Integrated Circuits With Liquid Cooling on CPU-GPU Platforms. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 575-579	2.6	10
128	A GPU-Accelerated Parallel Shooting Algorithm for Analysis of Radio Frequency and Microwave Integrated Circuits. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 480-492	2.6	6
127	Statistical rare event analysis using smart sampling and parameter guidance <b>2015</b> ,		2
126	From robust chip to smart building: CAD algorithms and methodologies for uncertainty analysis of building performance <b>2015</b> ,		5
125	Full-chip electromigration assessment: Effect of cross-layout temperature and thermal stress distributions <b>2015</b> ,		1
124	EM-based on-chip aging sensor for detection and prevention of counterfeit and recycled ICs <b>2015</b> ,		19
123	Learning based compact thermal modeling for energy-efficient smart building management <b>2015</b> ,		4
122	Time-domain performance bound analysis for analog and interconnect circuits considering process variations <b>2014</b> ,		1
121	Compact Lateral Thermal Resistance Model of TSVs for Fast Finite-Difference Based Thermal Analysis of 3-D Stacked ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 1490-1502	2.5	31
120	Direct finite-element-based solver for 3D-IC thermal analysis via H-matrix representation <b>2014</b> ,		2
119	Physics-based Electromigration Assessment for Power Grid Networks <b>2014</b> ,		71
118	Compact thermal modeling for packaged microprocessor design with practical power maps. <i>The Integration VLSI Journal</i> , <b>2014</b> , 47, 71-85	1.4	15
117	IR-drop based electromigration assessment: Parametric failure chip-scale analysis <b>2014</b> ,		15
116	Lifetime optimization for real-time embedded systems considering electromigration effects <b>2014</b> ,		5
115	Battery Management and Application for Energy-Efficient Buildings <b>2014</b> ,		26
114	A new segmentation-based GPU-accelerated sparse matrix-vector multiplication <b>2014</b> ,		2

113	Hybrid dynamic thermal management method with model predictive control <b>2014</b> ,		1
112	Dynamic thermal management for multi-core microprocessors considering transient thermal effects <b>2013</b> ,		2
111	Performance bound and yield analysis for analog circuits under process variations <b>2013</b> ,		2
110	Compact nonlinear thermal modeling of packaged integrated systems <b>2013</b> ,		2
109	A power-driven thermal sensor placement algorithm for dynamic thermal management <b>2013</b> ,		8
108	Statistical full-chip total power estimation considering spatially correlated process variations. <i>The Integration VLSI Journal</i> , <b>2013</b> , 46, 80-88	1.4	1
107	Symbolic Moment Computation for Statistical Analysis of Large Interconnect Networks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 944-957	2.6	5
106	Parallel power grid analysis using preconditioned GMRES solver on CPU-GPU platforms <b>2013</b> ,		9
105	Performance bound analysis of analog circuits in frequency- and time-domain considering process variations. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2013</b> , 19, 1-22	1.5	6
104	Composable thermal modeling and simulation for architecture-level thermal designs of multicore microprocessors. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2013</b> , 18, 1-27	1.5	15
103	Compact lateral thermal resistance modeling and characterization for TSV and TSV array <b>2013</b> ,		6
102	Distributed task migration for thermal hot spot reduction in many-core microprocessors <b>2013</b> ,		1
101	Fast timing analysis of clock networks considering environmental uncertainty. <i>The Integration VLSI Journal</i> , <b>2012</b> , 45, 376-387	1.4	5
100	Full-chip thermal analysis of 3D ICs with liquid cooling by GPU-accelerated GMRES method <b>2012</b> ,		7
99	Time-domain performance bound analysis of analog circuits considering process variations <b>2012</b> ,		1
98	General Parameterized Thermal Modeling for High-Performance Microprocessor Design. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2012</b> , 20, 211-224	2.6	10
97	Statistical extraction and modeling of inductance considering spatial correlation. <i>Analog Integrated Circuits and Signal Processing</i> , <b>2012</b> , 73, 3-11	1.2	2
96	Symbolic nodal analysis of analog integrated circuits using pathological elements <b>2012</b> ,		4



95	Transient analysis of large linear dynamic networks on hybrid GPU-multicore platforms <b>2012</b> ,		3
94	Decentralized and Passive Model Order Reduction of Linear Networks With Massive Ports. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2012</b> , 20, 865-877	2.6	6
93	Localized relaxation theory of circuits and its applications in electro-thermal analyses. <i>Science China Information Sciences</i> , <b>2012</b> , 55, 938-950	3-4	
92	Compact Modeling of Interconnect Circuits over Wide Frequency Band by Adaptive Complex-Valued Sampling Method. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2012</b> , 17, 1-22	1.5	5
91	Fast Statistical Full-Chip Leakage Analysis for Nanometer VLSI Systems. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2012</b> , 17, 1-19	1.5	5
90	Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach <b>2012</b> ,		1
89	Thermal characterization of TSV based 3D stacked ICs <b>2012</b> ,		7
88	A new voltage binning technique for yield improvement based on graph theory <b>2012</b> ,		4
87	Statistical Capacitance Modeling and Extraction <b>2012</b> , 163-182		
86	Statistical Power Grid Analysis by Variational Subspace Method <b>2012</b> , 145-159		
85	Voltage Binning Technique for Yield Optimization <b>2012</b> , 273-286		
84	Statistical Total Power Estimation Techniques <b>2012</b> , 93-103		
83	Statistical Power Grid Analysis Considering Log-Normal Leakage Current Variations <b>2012</b> , 107-126		
82	Linear Statistical Leakage Analysis by Virtual Grid-Based Modeling <b>2012</b> , 65-82		
81	Statistical Dynamic Power Estimation Techniques <b>2012</b> , 83-92		
80	Statistical Power Grid Analysis by Stochastic Extended Krylov Subspace Method <b>2012</b> , 127-144		
79	Fundamentals of Statistical Analysis <b>2012</b> , 15-36		
78	Statistical Yield Analysis and Optimization <b>2012</b> , 253-272		

77	Statistical Inductance Modeling and Extraction <b>2012</b> , 209-218		
76	Statistical Leakage Power Analysis by Spectral Stochastic Method <b>2012</b> , 55-63		
75	Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs <b>2012</b> ,		16
74	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2011</b> , 58, 1382-1395	3.9	84
73	Full-chip runtime error-tolerant thermal estimation and prediction for practical thermal management <b>2011</b> ,		10
72	Statistical full-chip dynamic power estimation considering spatial correlations <b>2011</b> ,		4
71	Performance bound analysis of analog circuits considering process variations <b>2011</b> ,		11
70	An efficient statistical chip-level total power estimation method considering process variations with spatial correlation <b>2011</b> ,		3
69	A structured parallel periodic Arnoldi shooting algorithm for RF-PSS analysis based on GPU platforms <b>2011</b> ,		2
68	A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs <b>2010</b> ,		3
67	Symbolic noise analysis of low voltage amplifiers by using nullors <b>2010</b> ,		3
66	Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 1399-1411	2.6	8
65	General behavioral thermal modeling and characterization for multi-core microprocessor design <b>2010</b> ,		9
64	Parameterized architecture-level dynamic thermal models for multicore microprocessors. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2010</b> , 15, 1-22	1.5	16
63	Passive Rational Interpolation-Based Reduction via Carathéodory Extension for General Systems. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2010</b> , 57, 750-755	3.5	2
62	Variational Capacitance Extraction and Modeling Based on Orthogonal Polynomial Method. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 1556-1566	2.6	17
61	Composable thermal modeling and characterization for fast temperature estimation <b>2010</b> ,		2
60	Statistical extraction and modeling of 3-D inductance with spatial correlation <b>2010</b> ,		2

59	Efficient model reduction of interconnects via double gramians approximation <b>2010</b> ,		3
58	A fast analog mismatch analysis by an incremental and stochastic trajectory piecewise linear macromodel <b>2010</b> ,		2
57	Symbolic analysis of analog circuits containing voltage mirrors and current mirrors. <i>Analog Integrated Circuits and Signal Processing</i> , <b>2010</b> , 65, 89-95	1.2	39
56	Statistical modeling and analysis of chip-level leakage power by spectral stochastic method. <i>The Integration VLSI Journal</i> , <b>2010</b> , 43, 156-165	1.4	7
55	Statistical analysis of large on-chip power grid networks by variational reduction scheme. <i>The Integration VLSI Journal</i> , <b>2010</b> , 43, 167-175	1.4	2
54	Recent advance in non-Krylov subspace model order reduction of interconnect circuits. <i>Tsinghua Science and Technology</i> , <b>2010</b> , 15, 151-168	3.4	2
53	A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation <b>2010</b> ,		12
52	GPU friendly fast Poisson solver for structured power grid network analysis <b>2009</b> ,		24
51	Multiple block structure-preserving reduced order modeling of interconnect circuits. <i>The Integration VLSI Journal</i> , <b>2009</b> , 42, 158-168	1.4	2
50	Hierarchical Krylov subspace based reduction of large interconnects. <i>The Integration VLSI Journal</i> , <b>2009</b> , 42, 193-202	1.4	3
49	Fast analysis of nontree-clock network considering environmental uncertainty by parameterized and incremental macromodeling <b>2009</b> ,		2
48	Statistical analysis of on-chip power grid networks by variational extended truncated balanced realization method <b>2009</b> ,		2
47	Architecture-Level Thermal Characterization for Multicore Microprocessors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2009</b> , 17, 1495-1507	2.6	9
46	Symbolic formulation method for mixed-mode analog circuits using nullors <b>2009</b> ,		9
45	Statistical modeling and analysis of chip-level leakage power by spectral stochastic method <b>2009</b> ,		1
44	Fast Analysis of On-Chip Power Grid Circuits by Extended Truncated Balanced Realization Method. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2009</b> , E92-A, 3061-3069	0.4	2
43	Efficient statistical analysis method of power/ground (P/G) network. <i>Progress in Natural Science: Materials International</i> , <b>2008</b> , 18, 189-196	3.6	1
42	Vector Edge Detection in H.264 Implementation <b>2008</b> ,		1

41	Fast Variational Analysis of On-Chip Power Grids by Stochastic Extended Krylov Subspace Method. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2008</b> , 27, 1996-2006	2.5	19
40	ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis <b>2008</b> ,		3
39	Random Walk Guided Decap Embedding for Power/Ground Network Optimization. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2008</b> , 55, 36-40	3.5	
38	Parameterized transient thermal behavioral modeling for chip multiprocessors <b>2008</b> ,		1
37	Statistical Analysis of On-Chip Power Delivery Networks Considering Lognormal Leakage Current Variations With Spatial Correlation. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2008</b> , 55, 2064-2075	3.9	17
36	Architecture-level thermal behavioral characterization for multi-core microprocessors <b>2008</b> ,		1
35	Second-Order Balanced Truncation for Passive-Order Reduction of RLCK Circuits. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2008</b> , 55, 942-946	3.5	22
34	Statistic Analysis of Power/Ground Networks Using Single-Node SOR Method <b>2008</b> ,		1
33	Variational capacitance modeling using orthogonal polynomial method <b>2008</b> ,		8
32	ETBR <b>2008</b> ,		14
31	Modeling and simulation for on-chip power grid networks by locally dominant Krylov subspace method <b>2008</b> ,		1
30	Large scale P/G grid transient simulation using hierarchical relaxed approach. <i>The Integration VLSI Journal</i> , <b>2008</b> , 41, 153-160	1.4	2
29	An efficient terminal and model order reduction algorithm. <i>The Integration VLSI Journal</i> , <b>2008</b> , 41, 210-218		13
28	Practical Implementation of Stochastic Parameterized Model Order Reduction via Hermite Polynomial Chaos <b>2007</b> ,		15
27	General Block Structure-Preserving Reduced Order Modeling of Linear Dynamic Circuits <b>2007</b> ,		2
26	Improving the reliability of on-chip data caches under process variations <b>2007</b> ,		4
25	Minimum Decoupling Capacitor Insertion in VLSI Power/Ground Supply Networks by Semidefinite and Linear Programs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2007</b> , 15, 1284-1287 <sup>26</sup>		
24	Passive Interconnect Macromodeling Via Balanced Truncation of Linear Systems in Descriptor Form <b>2007</b> ,		8

23	Partitioning-based decoupling capacitor budgeting via sequence of linear programming. <i>The Integration VLSI Journal</i> , <b>2007</b> , 40, 516-524	1.4	1
22	Passive Modeling of Interconnects by Waveform Shaping <b>2007</b> ,		3
21	Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach <b>2007</b> ,		1
20	Statistical Model Order Reduction for Interconnect Circuits Considering Spatial Correlations <b>2007</b> ,		5
19	Efficient power modeling and software thermal sensing for runtime temperature monitoring. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2007</b> , 12, 1-29	1.5	24
18	SBPOR. <i>Proceedings - Design Automation Conference</i> , <b>2007</b> ,		5
17	Pattern-Based Iterative Method for Extreme Large Power/Ground Analysis. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2007</b> , 26, 680-692	2.5	12
16	TermMerg: An Efficient Terminal-Reduction Method for Interconnect Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2007</b> , 26, 1382-1392	2.5	8
15	Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , <b>2007</b> ,		1
14	Advanced Model Order Reduction Techniques in VLSI Design <b>2007</b> ,		57
13	Nonlinear Transient and Distortion Analysis via Frequency Domain Volterra Series. <i>Circuits, Systems, and Signal Processing</i> , <b>2006</b> , 25, 295-314	2.2	10
12	Efficient decoupling capacitor planning via convex programming methods <b>2006</b> ,		6
11	A systematic method for functional unit power estimation in microprocessors <b>2006</b> ,		33
10	High accurate pattern based precondition method for extremely large power/ground grid analysis <b>2006</b> ,		3
9	Symbolic Analysis of Analog Circuits By Boolean Logic Operations. <i>IEEE Transactions on Circuits and Systems Part 2: Express Briefs</i> , <b>2006</b> , 53, 1313-1317		17
8	Statistical Analysis of Power Grid Networks Considering Lognormal Leakage Current Variations with Spatial Correlation. <i>Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors</i> , <b>2006</b> ,		3
7	Fast Thermal Simulation for Runtime Temperature Tracking and Management. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2006</b> , 25, 2882-2893	2.5	16
6	<b>2006</b> ,		7

5	Simulation of Power Grid Networks Considering Wires and Lognormal Leakage Current Variations <b>2006,</b>	5
4	An Extended SVD-based Terminal and Model Order Reduction Algorithm <b>2006,</b>	6
3	Partitioning-based approach to fast on-chip decap budgeting and minimization <b>2005,</b>	25
2	Balanced multi-level multi-way partitioning of analog integrated circuits for hierarchical symbolic analysis. <i>The Integration VLSI Journal</i> , <b>2003</b> , 34, 65-86	1.4 1
1	Fast thermal simulation for architecture level dynamic thermal management	7