

# Yuan Xie

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/8183055/yuan-xie-publications-by-year.pdf>

**Version:** 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

142  
papers

4,162  
citations

34  
h-index

61  
g-index

161  
ext. papers

5,584  
ext. citations

4  
avg, IF

5.71  
L-index

#	Paper	IF	Citations
142	SDP: Co-Designing Algorithm, Dataflow, and Architecture for in-SRAM Sparse NN Acceleration. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2022</b> , 1-1	2.5	
141	Practical Near-Data-Processing Architecture for Large-Scale Distributed Graph Neural Network. <i>IEEE Access</i> , <b>2022</b> , 10, 46796-46807	3.5	
140	H2Learn: High-Efficiency Learning Accelerator for High-Accuracy Spiking Neural Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	2
139	PLSAV: Parallel loop searching and verifying for loop closure detection. <i>IET Intelligent Transport Systems</i> , <b>2021</b> , 15, 683-698	2.4	0
138	Fast Search of the Optimal Contraction Sequence in Tensor Networks. <i>IEEE Journal on Selected Topics in Signal Processing</i> , <b>2021</b> , 15, 574-586	7.5	2
137	Practical Attacks on Deep Neural Networks by Memory Trojaning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 1230-1243	2.5	4
136	Evolver: A Deep Learning Processor With On-Device Quantization/Voltage/Frequency Tuning. <i>IEEE Journal of Solid-State Circuits</i> , <b>2021</b> , 56, 658-673	5.5	17
135	DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 1586-1599	2.5	3
134	Hardware Acceleration for GCNs via Bidirectional Fusion. <i>IEEE Computer Architecture Letters</i> , <b>2021</b> , 1-1	1.8	0
133	STPAcc: Structural TI-based Pruning for Accelerating Distance-related Algorithms on CPU-FPGA Platforms. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	1
132	Rubik: A Hierarchical Architecture for Efficient Graph Neural Network Training. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	2
131	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 2049-2062	2.5	2
130	Power-efficient neural network with artificial dendrites. <i>Nature Nanotechnology</i> , <b>2020</b> , 15, 776-782	28.7	55
129	Training high-performance and large-scale deep neural networks with full 8-bit integers. <i>Neural Networks</i> , <b>2020</b> , 125, 70-82	9.1	17
128	Characterizing and Understanding GCNs on GPU. <i>IEEE Computer Architecture Letters</i> , <b>2020</b> , 19, 22-25	1.8	14
127	HyGCN: A GCN Accelerator with Hybrid Architecture <b>2020</b> ,		41
126	A Case for 3D Integrated System Design for Neuromorphic Computing and AI Applications. <i>International Journal of Semantic Computing</i> , <b>2020</b> , 14, 457-475	0.7	1

125	iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture <b>2020</b> ,		12
124	Comparing SNNs and RNNs on neuromorphic vision datasets: Similarities and differences. <i>Neural Networks</i> , <b>2020</b> , 132, 108-120	9.1	15
123	Rethinking the performance comparison between SNNs and ANNs. <i>Neural Networks</i> , <b>2020</b> , 121, 294-307	9.1	49
122	SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 117-130	2.5	7
121	CORN: In-Buffer Computing for Binary Neural Network <b>2019</b> ,		5
120	DASM: Data-Streaming-Based Computing in Nonvolatile Memory Architecture for Embedded System. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2046-2059	2.6	8
119	NNBench-X: Benchmarking and Understanding Neural Network Workloads for Accelerator Designs. <i>IEEE Computer Architecture Letters</i> , <b>2019</b> , 18, 38-42	1.8	3
118	An Instruction Set Architecture for Machine Learning. <i>ACM Transactions on Computer Systems</i> , <b>2019</b> , 36, 1-35	1.1	5
117	Memory-Bound Proof-of-Work Acceleration for Blockchain Applications <b>2019</b> ,		2
116	PXNOR-BNN: In/With Spin-Orbit Torque MRAM Preset-XNOR Operation-Based Binary Neural Networks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2668-2679	2.6	20
115	Towards artificial general intelligence with hybrid Tianjic chip architecture. <i>Nature</i> , <b>2019</b> , 572, 106-111	50.4	215
114	Alleviating Irregularity in Graph Analytics Acceleration <b>2019</b> ,		27
113	Memory Trojan Attack on Neural Network Accelerators <b>2019</b> ,		14
112	Towards a polynomial algorithm for optimal contraction sequence of tensor networks from trees. <i>Physical Review E</i> , <b>2019</b> , 100, 043309	2.4	2
111	GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 640-653	2.5	33
110	TIME: A Training-in-Memory Architecture for RRAM-Based Deep Neural Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 834-847	2.5	32
109	An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 484-495	2.6	11
108	AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory <b>2018</b> ,		9

107	Bridge the Gap between Neural Networks and Neuromorphic Hardware with a Neural Network Compiler <b>2018</b> ,		24
106	Memory that never forgets: emerging nonvolatile memory and the implication for architecture design. <i>National Science Review</i> , <b>2018</b> , 5, 577-592	10.8	10
105	Stuck-at Fault Tolerance in RRAM Computing Systems. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2018</b> , 8, 102-115	5.2	46
104	Fast Object Tracking on a Many-Core Neural Network Chip. <i>Frontiers in Neuroscience</i> , <b>2018</b> , 12, 841	5.1	5
103	Packet Pump: Overcoming Network Bottleneck in On-Chip Interconnects for GPGPUs* <b>2018</b> ,		1
102	Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 2443-2455	2.6	5
101	Spendthrift: Machine learning based resource and frequency scaling for ambient energy harvesting nonvolatile processors <b>2017</b> ,		13
100	Building energy-efficient multi-level cell STT-RAM caches with data compression <b>2017</b> ,		9
99	Dynamic Power and Energy Management for Energy Harvesting Nonvolatile Processor Systems. <i>Transactions on Embedded Computing Systems</i> , <b>2017</b> , 16, 1-23	1.8	13
98	Thermomechanical Stress-Aware Management for 3-D IC Designs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 2678-2682	2.6	8
97	Cost-effective design of scalable high-performance systems using active and passive interposers <b>2017</b> ,		36
96	MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2017</b> , 1-1	2.5	12
95	A Study on Practically Unlimited Endurance of STT-MRAM. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 3639-3646	2.9	43
94	DRISA <b>2017</b> ,		112
93	<b>2017</b> ,		8
92	Scalable memory fabric for silicon interposer-based multi-core systems <b>2016</b> ,		10
91	Cambricon: An Instruction Set Architecture for Neural Networks <b>2016</b> ,		46
90	Cost and Thermal Analysis of High-Performance 2.5D and 3D Integrated Circuit Design Space <b>2016</b> ,		7

89	PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory <b>2016</b> ,		153
88	Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs <b>2016</b> ,		22
87	BACH: A Bandwidth-Aware Hybrid Cache Hierarchy Design with Nonvolatile Memories. <i>Journal of Computer Science and Technology</i> , <b>2016</b> , 31, 20-35	1.7	3
86	Architecture design with STT-RAM: Opportunities and challenges <b>2016</b> ,		18
85	PRIME. <i>Computer Architecture News</i> , <b>2016</b> , 44, 27-39		482
84	MNSIM: Simulation platform for memristor-based neuromorphic computing system <b>2016</b> ,		15
83	A Real-Time and Energy-Efficient Implementation of Difference-of-Gaussian with Flexible Thin-Film Transistors <b>2016</b> ,		1
82	Pinatubo <b>2016</b> ,		200
81	NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints <b>2016</b> ,		37
80	Adapting $\text{B}^+ \text{-Tree}$ for Emerging Nonvolatile Memory-Based Main Memory. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 1461-1474	2.5	3
79	Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2016</b> , 24, 3041-3054	2.6	19
78	Heterogeneous architecture design with emerging 3D and non-volatile memory technologies <b>2015</b> ,		1
77	Exploring memory controller configurations for many-core systems with 3D stacked DRAMs <b>2015</b> ,		2
76	Modeling framework for cross-point resistive memory design emphasizing reliability and variability issues <b>2015</b> ,		4
75	Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2015</b> , 23, 1842-1853	2.6	2
74	Nonvolatile memory allocation and hierarchy optimization for high-level synthesis <b>2015</b> ,		3
73	NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems. <i>IEEE Computer Architecture Letters</i> , <b>2015</b> , 14, 140-143	1.8	92
72	Dynamic machine learning based matching of nonvolatile processor microarchitecture to harvested energy profile <b>2015</b> ,		15

71	Impact of Write Pulse and Process Variation on 22 nm FinFET-Based STT-RAM Design: A Device-Architecture Co-Optimization Approach. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , <b>2015</b> , 1, 195-206		22
70	Building energy-efficient multi-level cell STT-MRAM based cache through dynamic data-resistance encoding <b>2014</b> ,		14
69	Efficient region-aware P/G TSV planning for 3D ICs <b>2014</b> ,		5
68	PS3-RAM: A Fast Portable and Scalable Statistical STT-RAM Reliability/Energy Analysis Method. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 1644-1656	2.5	13
67	Optimizing the NoC Slack Through Voltage and Frequency Scaling in Hard Real-Time Embedded Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2014</b> , 33, 1632-1643	2.5	6
66	Using multi-level cell STT-RAM for fast and energy-efficient local checkpointing <b>2014</b> ,		14
65	Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2013</b> , 32, 1335-1346	2.5	21
64	Lazy Precharge: An overhead-free method to reduce precharge overhead for memory parallelism improvement of DRAM system <b>2013</b> ,		1
63	Design of cross-point metal-oxide ReRAM emphasizing reliability and cost <b>2013</b> ,		19
62	TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network <b>2013</b> ,		5
61	NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2012</b> , 31, 994-1007	2.5	534
60	NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories <b>2012</b> ,		94
59	Low power memristor-based ReRAM design with Error Correcting Code <b>2012</b> ,		35
58	ESL Design Methodology. <i>Journal of Electrical and Computer Engineering</i> , <b>2012</b> , 2012, 1-2	1.9	
57	Bandwidth-aware reconfigurable cache design with hybrid memory technologies <b>2011</b> ,		9
56	Design implications of memristor-based RRAM cross-point structures <b>2011</b> ,		19
55	Device-architecture co-optimization of STT-RAM based memory for low power embedded systems <b>2011</b> ,		18
54	Energy-efficient multi-level cell phase-change memory system with data encoding <b>2011</b> ,		45

53	Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 615-628	2.6	37
52	Variation-Aware Task and Communication Mapping for MPSoC Architecture. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2011</b> , 30, 295-307	2.5	21
51	Enabling quality-of-service in nanophotonic network-on-chip <b>2011</b> ,		4
50	Impact of Circuit Degradation on FPGA Design Security <b>2011</b> ,		1
49	AdaMS: Adaptive MLC/SLC phase-change memory design for file storage <b>2011</b> ,		43
48	An energy-efficient 3D CMP design with fine-grained voltage scaling <b>2011</b> ,		1
47	Leveraging on-chip DRAM stacking in an embedded 3D multi-core DSP system <b>2011</b> ,		3
46	A 3D SoC design for H.264 application with on-chip DRAM stacking <b>2010</b> ,		14
45	Energy- and endurance-aware design of phase change memory caches <b>2010</b> ,		2
44	Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support <b>2010</b> ,		95
43	A customized design of DRAM controller for on-chip 3D DRAM stacking <b>2010</b> ,		4
42	Three-dimensional integrated circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis <b>2010</b> ,		31
41	Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip <b>2010</b> ,		13
40	Modeling TSV open defects in 3D-stacked DRAM <b>2010</b> ,		20
39	LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support <b>2010</b> ,		17
38	Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2010</b> , 18, 1621-1624	2.6	20
37	Fabrication Cost Analysis and Cost-Aware Design Space Exploration for 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2010</b> , 29, 1959-1972	2.5	39
36	Processor Architecture Design Using 3D Integration Technology <b>2010</b> ,		42

35	Architectural benefits and design challenges for three-dimensional integrated circuits <b>2010</b> ,		3
34	3D memory stacking for fast checkpointing/restore applications <b>2010</b> ,		5
33	Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis <b>2010</b> ,		36
32	Total Power Optimization for Combinational Logic Using Genetic Algorithms. <i>Journal of Signal Processing Systems</i> , <b>2010</b> , 58, 145-160	1.4	2
31	A criticality-driven microarchitectural three dimensional (3D) floorplanner <b>2009</b> ,		3
30	Investigation and comparison of thermal distribution in synchronous and asynchronous 3D ICs <b>2009</b> ,		1
29	New-Age: A Negative Bias Temperature Instability-Estimation Framework for Microarchitectural Components. <i>International Journal of Parallel Programming</i> , <b>2009</b> , 37, 417-431	1.5	10
28	Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs <b>2009</b> ,		32
27	3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC) <b>2009</b> ,		17
26	Power and performance of read-write aware Hybrid Caches with non-volatile memories <b>2009</b> ,		3
25	System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs) <b>2009</b> ,		72
24	NBTI-aware statistical circuit delay assessment <b>2009</b> ,		9
23	Process-Variation-Aware Adaptive Cache Architecture and Management. <i>IEEE Transactions on Computers</i> , <b>2009</b> , 58, 865-877	2.5	19
22	Statistical High-Level Synthesis under Process Variability. <i>IEEE Design and Test of Computers</i> , <b>2009</b> , 26, 78-87		10
21	3D GPU architecture using cache stacking: Performance, cost, power and thermal analysis <b>2009</b> ,		18
20	Thermal-aware reliability analysis for Platform FPGAs <b>2008</b> ,		16
19	Case Study of Reliability-Aware and Low-Power Design. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2008</b> , 16, 861-873	2.6	7
18	MIRA: A Multi-layered On-Chip Interconnect Router Architecture <b>2008</b> ,		60



17	Two-dimensional crosstalk avoidance codes <b>2008</b> ,		1
16	Design Space Exploration for 3-D Cache. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2008</b> , 16, 444-455	2.6	43
15	Thermal-aware Design Considerations for Application-Specific Instruction Set Processor <b>2008</b> ,		2
14	Test-Access Solutions for Three-Dimensional SOCs <b>2008</b> ,		1
13	Toward Increasing FPGA Lifetime. <i>IEEE Transactions on Dependable and Secure Computing</i> , <b>2008</b> , 5, 115-127	3.7	57
12	Test-access mechanism optimization for core-based three-dimensional SOCs <b>2008</b> ,		55
11	Scan chain design for three-dimensional integrated circuits (3D ICs) <b>2007</b> ,		38
10	Code Decompression Unit Design for VLIW Embedded Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2007</b> , 15, 975-980	2.6	3
9	Code compression for embedded VLIW processors using variable-to-fixed coding. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2006</b> , 14, 525-536	2.6	15
8	Crosstalk-Aware Energy Efficient Encoding for Instruction Bus through Code Compression <b>2006</b> ,		3
7	A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks <b>2006</b> ,		38
6	Guaranteeing Performance Yield in High-Level Synthesis. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , <b>2006</b> ,		10
5	Modeling the Impact of Process Variation on Critical Charge Distribution <b>2006</b> ,		17
4	Temperature-Aware Task Allocation and Scheduling for Embedded Multiprocessor Systems-on-Chip (MPSoC) Design. <i>Journal of Signal Processing Systems</i> , <b>2006</b> , 45, 177-189		68
3	Impact of process variation on soft error vulnerability for nanometer VLSI circuits		4
2	Three-dimensional cache design exploration using 3DCacti		34
1	Evaluation of thermal-aware design techniques for microprocessors		2