

Yuan Xie

List of Publications by Citations

Source: <https://exaly.com/author-pdf/8183055/yuan-xie-publications-by-citations.pdf>

Version: 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

142
papers

4,162
citations

34
h-index

61
g-index

161
ext. papers

5,584
ext. citations

4
avg, IF

5.71
L-index

#	Paper	IF	Citations
142	NVSim: A Circuit-Level Performance, Energy, and Area Model for Emerging Nonvolatile Memory. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2012 , 31, 994-1007	2.5	534
141	PRIME. <i>Computer Architecture News</i> , 2016 , 44, 27-39		482
140	Towards artificial general intelligence with hybrid Tianjic chip architecture. <i>Nature</i> , 2019 , 572, 106-111	50.4	215
139	Pinatubo 2016 ,		200
138	PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory 2016 ,		153
137	DRISA 2017 ,		112
136	Simple but Effective Heterogeneous Main Memory with On-Chip Memory Controller Support 2010 ,		95
135	NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories 2012 ,		94
134	NVMain 2.0: A User-Friendly Memory Simulator to Model (Non-)Volatile Memory Systems. <i>IEEE Computer Architecture Letters</i> , 2015 , 14, 140-143	1.8	92
133	System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs) 2009 ,		72
132	Temperature-Aware Task Allocation and Scheduling for Embedded Multiprocessor Systems-on-Chip (MPSoC) Design. <i>Journal of Signal Processing Systems</i> , 2006 , 45, 177-189		68
131	MIRA: A Multi-layered On-Chip Interconnect Router Architecture 2008 ,		60
130	Toward Increasing FPGA Lifetime. <i>IEEE Transactions on Dependable and Secure Computing</i> , 2008 , 5, 115-127		57
129	Power-efficient neural network with artificial dendrites. <i>Nature Nanotechnology</i> , 2020 , 15, 776-782	28.7	55
128	Test-access mechanism optimization for core-based three-dimensional SOCs 2008 ,		55
127	Rethinking the performance comparison between SNNs and ANNs. <i>Neural Networks</i> , 2020 , 121, 294-307	9.1	49
126	Cambricon: An Instruction Set Architecture for Neural Networks 2016 ,		46

125	Stuck-at Fault Tolerance in RRAM Computing Systems. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2018 , 8, 102-115	5.2	46
124	Energy-efficient multi-level cell phase-change memory system with data encoding 2011 ,		45
123	A Study on Practically Unlimited Endurance of STT-MRAM. <i>IEEE Transactions on Electron Devices</i> , 2017 , 64, 3639-3646	2.9	43
122	AdaMS: Adaptive MLC/SLC phase-change memory design for file storage 2011 ,		43
121	Design Space Exploration for 3-D Cache. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2008 , 16, 444-455	2.6	43
120	Processor Architecture Design Using 3D Integration Technology 2010 ,		42
119	HyGCN: A GCN Accelerator with Hybrid Architecture 2020 ,		41
118	Fabrication Cost Analysis and Cost-Aware Design Space Exploration for 3-D ICs. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2010 , 29, 1959-1972	2.5	39
117	Scan chain design for three-dimensional integrated circuits (3D ICs) 2007 ,		38
116	A hybrid SoC interconnect with dynamic TDMA-based transaction-less buses and on-chip networks 2006 ,		38
115	Leakage Power and Circuit Aging Cooptimization by Gate Replacement Techniques. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2011 , 19, 615-628	2.6	37
114	NEUTRAMS: Neural network transformation and co-design under neuromorphic hardware constraints 2016 ,		37
113	Cost-effective design of scalable high-performance systems using active and passive interposers 2017 ,		36
112	Cost-effective integration of three-dimensional (3D) ICs emphasizing testing cost analysis 2010 ,		36
111	Low power memristor-based ReRAM design with Error Correcting Code 2012 ,		35
110	Three-dimensional cache design exploration using 3DCacti		34
109	GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 640-653	2.5	33
108	Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs 2009 ,		32

107	TIME: A Training-in-Memory Architecture for RRAM-Based Deep Neural Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2019 , 38, 834-847	2.5	32
106	Three-dimensional integrated circuits (3D IC) Floorplan and Power/Ground Network Co-synthesis 2010 ,		31
105	Alleviating Irregularity in Graph Analytics Acceleration 2019 ,		27
104	Bridge the Gap between Neural Networks and Neuromorphic Hardware with a Neural Network Compiler 2018 ,		24
103	Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs 2016 ,		22
102	Impact of Write Pulse and Process Variation on 22 nm FinFET-Based STT-RAM Design: A Device-Architecture Co-Optimization Approach. <i>IEEE Transactions on Multi-Scale Computing Systems</i> , 2015 , 1, 195-206		22
101	Through Silicon Via Aware Design Planning for Thermally Efficient 3-D Integrated Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2013 , 32, 1335-1346	2.5	21
100	Variation-Aware Task and Communication Mapping for MPSoC Architecture. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2011 , 30, 295-307	2.5	21
99	PXNOR-BNN: In/With Spin-Orbit Torque MRAM Preset-XNOR Operation-Based Binary Neural Networks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 2668-2679	2.6	20
98	Modeling TSV open defects in 3D-stacked DRAM 2010 ,		20
97	Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2010 , 18, 1621-1624	2.6	20
96	Design of cross-point metal-oxide ReRAM emphasizing reliability and cost 2013 ,		19
95	Design implications of memristor-based RRAM cross-point structures 2011 ,		19
94	Process-Variation-Aware Adaptive Cache Architecture and Management. <i>IEEE Transactions on Computers</i> , 2009 , 58, 865-877	2.5	19
93	Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016 , 24, 3041-3054	2.6	19
92	Architecture design with STT-RAM: Opportunities and challenges 2016 ,		18
91	Device-architecture co-optimization of STT-RAM based memory for low power embedded systems 2011 ,		18
90	3D GPU architecture using cache stacking: Performance, cost, power and thermal analysis 2009 ,		18

89	Training high-performance and large-scale deep neural networks with full 8-bit integers. <i>Neural Networks</i> , 2020 , 125, 70-82	9.1	17
88	LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support 2010 ,		17
87	3D optical networks-on-chip (NoC) for multiprocessor systems-on-chip (MPSoC) 2009 ,		17
86	Modeling the Impact of Process Variation on Critical Charge Distribution 2006 ,		17
85	Evolver: A Deep Learning Processor With On-Device Quantization/Voltage/Frequency Tuning. <i>IEEE Journal of Solid-State Circuits</i> , 2021 , 56, 658-673	5.5	17
84	Thermal-aware reliability analysis for Platform FPGAs 2008 ,		16
83	Dynamic machine learning based matching of nonvolatile processor microarchitecture to harvested energy profile 2015 ,		15
82	Code compression for embedded VLIW processors using variable-to-fixed coding. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 525-536	2.6	15
81	MNSIM: Simulation platform for memristor-based neuromorphic computing system 2016 ,		15
80	Comparing SNNs and RNNs on neuromorphic vision datasets: Similarities and differences. <i>Neural Networks</i> , 2020 , 132, 108-120	9.1	15
79	Characterizing and Understanding GCNs on GPU. <i>IEEE Computer Architecture Letters</i> , 2020 , 19, 22-25	1.8	14
78	Memory Trojan Attack on Neural Network Accelerators 2019 ,		14
77	Building energy-efficient multi-level cell STT-MRAM based cache through dynamic data-resistance encoding 2014 ,		14
76	Using multi-level cell STT-RAM for fast and energy-efficient local checkpointing 2014 ,		14
75	A 3D SoC design for H.264 application with on-chip DRAM stacking 2010 ,		14
74	Spendthrift: Machine learning based resource and frequency scaling for ambient energy harvesting nonvolatile processors 2017 ,		13
73	Dynamic Power and Energy Management for Energy Harvesting Nonvolatile Processor Systems. <i>Transactions on Embedded Computing Systems</i> , 2017 , 16, 1-23	1.8	13
72	PS3-RAM: A Fast Portable and Scalable Statistical STT-RAM Reliability/Energy Analysis Method. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1644-1656	2.5	13

71	Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip 2010		13
70	MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2017 , 1-1	2.5	12
69	iPIM: Programmable In-Memory Image Processing Accelerator Using Near-Bank Architecture 2020 ,		12
68	An Adaptive 3T-3MTJ Memory Cell Design for STT-MRAM-Based LLCs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 484-495	2.6	11
67	Memory that never forgets: emerging nonvolatile memory and the implication for architecture design. <i>National Science Review</i> , 2018 , 5, 577-592	10.8	10
66	Scalable memory fabric for silicon interposer-based multi-core systems 2016 ,		10
65	New-Age: A Negative Bias Temperature Instability-Estimation Framework for Microarchitectural Components. <i>International Journal of Parallel Programming</i> , 2009 , 37, 417-431	1.5	10
64	Statistical High-Level Synthesis under Process Variability. <i>IEEE Design and Test of Computers</i> , 2009 , 26, 78-87		10
63	Guaranteeing Performance Yield in High-Level Synthesis. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , 2006 ,		10
62	Building energy-efficient multi-level cell STT-RAM caches with data compression 2017 ,		9
61	AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory 2018 ,		9
60	Bandwidth-aware reconfigurable cache design with hybrid memory technologies 2011 ,		9
59	NBTI-aware statistical circuit delay assessment 2009 ,		9
58	Thermomechanical Stress-Aware Management for 3-D IC Designs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 2678-2682	2.6	8
57	DASM: Data-Streaming-Based Computing in Nonvolatile Memory Architecture for Embedded System. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 2046-2059	2.6	8
56	2017 ,		8
55	Cost and Thermal Analysis of High-Performance 2.5D and 3D Integrated Circuit Design Space 2016 ,		7
54	Case Study of Reliability-Aware and Low-Power Design. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2008 , 16, 861-873	2.6	7

53	SemiMap: A Semi-Folded Convolution Mapping for Speed-Overhead Balance on Crossbars. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2020 , 39, 117-130	2.5	7
52	Optimizing the NoC Slack Through Voltage and Frequency Scaling in Hard Real-Time Embedded Systems. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2014 , 33, 1632-1643	2.5	6
51	CORN: In-Buffer Computing for Binary Neural Network 2019 ,		5
50	An Instruction Set Architecture for Machine Learning. <i>ACM Transactions on Computer Systems</i> , 2019 , 36, 1-35	1.1	5
49	Efficient region-aware P/G TSV planning for 3D ICs 2014 ,		5
48	TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network 2013 ,		5
47	3D memory stacking for fast checkpointing/restore applications 2010 ,		5
46	Fast Object Tracking on a Many-Core Neural Network Chip. <i>Frontiers in Neuroscience</i> , 2018 , 12, 841	5.1	5
45	Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 2443-2455	2.6	5
44	Modeling framework for cross-point resistive memory design emphasizing reliability and variability issues 2015 ,		4
43	A customized design of DRAM controller for on-chip 3D DRAM stacking 2010 ,		4
42	Enabling quality-of-service in nanophotonic network-on-chip 2011 ,		4
41	Impact of process variation on soft error vulnerability for nanometer VLSI circuits		4
40	Practical Attacks on Deep Neural Networks by Memory Trojaning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 1230-1243	2.5	4
39	NNBench-X: Benchmarking and Understanding Neural Network Workloads for Accelerator Designs. <i>IEEE Computer Architecture Letters</i> , 2019 , 18, 38-42	1.8	3
38	Nonvolatile memory allocation and hierarchy optimization for high-level synthesis 2015 ,		3
37	BACH: A Bandwidth-Aware Hybrid Cache Hierarchy Design with Nonvolatile Memories. <i>Journal of Computer Science and Technology</i> , 2016 , 31, 20-35	1.7	3
36	Architectural benefits and design challenges for three-dimensional integrated circuits 2010 ,		3

35	A criticality-driven microarchitectural three dimensional (3D) floorplanner 2009 ,		3
34	Leveraging on-chip DRAM stacking in an embedded 3D multi-core DSP system 2011 ,		3
33	Power and performance of read-write aware Hybrid Caches with non-volatile memories 2009 ,		3
32	Code Decompression Unit Design for VLIW Embedded Processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2007 , 15, 975-980	2.6	3
31	Crosstalk-Aware Energy Efficient Encoding for Instruction Bus through Code Compression 2006 ,		3
30	Adapting B^+ -Tree for Emerging Nonvolatile Memory-Based Main Memory. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2016 , 35, 1461-1474	2.5	3
29	DLUX: A LUT-Based Near-Bank Accelerator for Data Center Deep Learning Training Workloads. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 1586-1599	2.5	3
28	Exploring memory controller configurations for many-core systems with 3D stacked DRAMs 2015 ,		2
27	Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 1842-1853	2.6	2
26	Memory-Bound Proof-of-Work Acceleration for Blockchain Applications 2019 ,		2
25	Energy- and endurance-aware design of phase change memory caches 2010 ,		2
24	Total Power Optimization for Combinational Logic Using Genetic Algorithms. <i>Journal of Signal Processing Systems</i> , 2010 , 58, 145-160	1.4	2
23	Thermal-aware Design Considerations for Application-Specific Instruction Set Processor 2008 ,		2
22	Evaluation of thermal-aware design techniques for microprocessors		2
21	H2Learn: High-Efficiency Learning Accelerator for High-Accuracy Spiking Neural Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5	2
20	Fast Search of the Optimal Contraction Sequence in Tensor Networks. <i>IEEE Journal on Selected Topics in Signal Processing</i> , 2021 , 15, 574-586	7.5	2
19	Towards a polynomial algorithm for optimal contraction sequence of tensor networks from trees. <i>Physical Review E</i> , 2019 , 100, 043309	2.4	2
18	Rubik: A Hierarchical Architecture for Efficient Graph Neural Network Training. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5	2

17	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 40, 2049-2062	2.5	2
16	Heterogeneous architecture design with emerging 3D and non-volatile memory technologies 2015 ,		1
15	Lazy Precharge: An overhead-free method to reduce precharge overhead for memory parallelism improvement of DRAM system 2013 ,		1
14	Impact of Circuit Degradation on FPGA Design Security 2011 ,		1
13	Investigation and comparison of thermal distribution in synchronous and asynchronous 3D ICs 2009 ,		1
12	An energy-efficient 3D CMP design with fine-grained voltage scaling 2011 ,		1
11	Two-dimensional crosstalk avoidance codes 2008 ,		1
10	Test-Access Solutions for Three-Dimensional SOCs 2008 ,		1
9	A Case for 3D Integrated System Design for Neuromorphic Computing and AI Applications. <i>International Journal of Semantic Computing</i> , 2020 , 14, 457-475	0.7	1
8	A Real-Time and Energy-Efficient Implementation of Difference-of-Gaussian with Flexible Thin-Film Transistors 2016 ,		1
7	STPAcc: Structural TI-based Pruning for Accelerating Distance-related Algorithms on CPU-FPGA Platforms. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2021 , 1-1	2.5	1
6	Packet Pump: Overcoming Network Bottleneck in On-Chip Interconnects for GPGPUs* 2018 ,		1
5	PLSAV: Parallel loop searching and verifying for loop closure detection. <i>IET Intelligent Transport Systems</i> , 2021 , 15, 683-698	2.4	0
4	Hardware Acceleration for GCNs via Bidirectional Fusion. <i>IEEE Computer Architecture Letters</i> , 2021 , 1-1	1.8	0
3	ESL Design Methodology. <i>Journal of Electrical and Computer Engineering</i> , 2012 , 2012, 1-2	1.9	
2	SDP: Co-Designing Algorithm, Dataflow, and Architecture for in-SRAM Sparse NN Acceleration. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , 2022 , 1-1	2.5	
1	Practical Near-Data-Processing Architecture for Large-Scale Distributed Graph Neural Network. <i>IEEE Access</i> , 2022 , 10, 46796-46807	3.5	