VinÃ-cius Valduga de Almeida Camargo

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/8141625/publications.pdf

Version: 2024-02-01

15 papers	189	1478505 6 h-index	7 g-index
рарего	Citations	II IIICA	g muck
15 all docs	15 docs citations	15 times ranked	139 citing authors

#	Article	lF	Citations
1	Atomistic approach to variability of bias-temperature instability in circuit simulations. , 2011, , .		102
2	Time and workload dependent device variability in circuit simulations. , 2011, , .		23
3	Statistical analysis of the impact of charge traps in p-type MOSFETs via particle-based Monte Carlo device simulations. Journal of Computational Electronics, 2020, 19, 648-657.	2.5	9
4	A new efficient permutation-diffusion encryption algorithm based on a chaotic map. Chaos, Solitons and Fractals, 2021, 151, 111235.	5.1	9
5	Impact of RDF and RTS on the performance of SRAM cells. Journal of Computational Electronics, 2010, 9, 122-127.	2.5	8
6	Circuit simulation of workload-dependent RTN and BTI based on trap kinetics. Microelectronics Reliability, 2014, 54, 2364-2370.	1.7	8
7	Use of SSTA Tools for Evaluating BTI Impact on Combinational Circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22, 280-285.	3.1	7
8	3-D Monte Carlo device simulator for variability modeling of p-MOSFETs. Journal of Computational Electronics, 2020, 19, 668-676.	2.5	7
9	3-D TCAD Monte Carlo Device Simulator: State-of-the-art FinFET Simulation. Journal of Integrated Circuits and Systems, 2021, 16, 1-11.	0.4	5
10	NBTI-aware technique for transistor sizing of high-performance CMOS gates. , 2009, , .		4
11	Behavioral modeling of continuous-time & mp; #x03A3; & mp; #x0394; modulators in matlab/simulink., 2013,,.		3
12	Evaluating the Ballistic Transport in nFinFETs: A Carrier Centric Perspective. IEEE Nanotechnology Magazine, 2022, 21, 311-319.	2.0	2
13	A Novel Sizing Method Aiming Security Against Differential Power Analysis. , 2018, , .		1
14	3-D non-isothermal particle-based device simulator for p-type MOSFETs. Journal of Computational Electronics, 2021, 20, 1644-1656.	2.5	1
15	Maximizing Side Channel Attack-Resistance and Energy-Efficiency of the STTL Combining Multi-Vt Transistors with Current and Capacitance Balancing. , 2019, , .		0