

Mimi Xie

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/8125672/publications.pdf>

Version: 2024-02-01

18
papers

243
citations

1307594

7
h-index

1720034

7
g-index

18
all docs

18
docs citations

18
times ranked

216
citing authors

#	ARTICLE	IF	CITATIONS
1	Energy Harvesting Aware Multi-Hop Routing Policy in Distributed IoT System Based on Multi-Agent Reinforcement Learning. , 2022, , .		3
2	SAC: A Novel Multi-hop Routing Policy in Hybrid Distributed IoT System based on Multi-agent Reinforcement Learning. , 2021, , .		4
3	In-memory AES Implementation for Emerging Non-Volatile Main Memory. , 2019, , .		1
4	AIM: Fast and energy-efficient AES in-memory implementation for emerging non-volatile main memory. , 2018, , .		11
5	ENZYME: An Energy-Efficient Transient Computing Paradigm for Ultralow Self-Powered IoT Edge Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 2440-2450.	2.7	20
6	Securing Emerging Nonvolatile Main Memory With Fast and Energy-Efficient AES In-Memory Implementation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 2443-2455.	3.1	13
7	Stack-Size Sensitive On-Chip Memory Backup for Self-Powered Nonvolatile Processors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 1804-1816.	2.7	24
8	Exploiting Multiple Write Modes of Nonvolatile Main Memory in Embedded Systems. Transactions on Embedded Computing Systems, 2017, 16, 1-26.	2.9	11
9	Maximize energy utilization for ultra-low energy harvesting powered embedded systems. , 2017, , .		3
10	A lightweight progress maximization scheduler for non-volatile processor under unstable energy harvesting. ACM SIGPLAN Notices, 2017, 52, 101-110.	0.2	11
11	Wear-Leveling Aware Page Management for Non-Volatile Main Memory on Embedded Systems. IEEE Transactions on Multi-Scale Computing Systems, 2016, 2, 129-142.	2.4	16
12	Nonvolatile main memory aware garbage collection in high-level language virtual machine. , 2015, , .		3
13	Checkpoint-aware instruction scheduling for nonvolatile processor with multiple functional units. , 2015, , .		5
14	Fixing the broken time machine. , 2015, , .		64
15	Low Overhead Software Wear Leveling for Hybrid PCM + DRAM Main Memory on Embedded Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 654-663.	3.1	28
16	Software Assisted Non-volatile Register Reduction for Energy Harvesting Based Cyber-Physical System. , 2015, , .		19
17	Wear-leveling for PCM main memory on embedded system via page management and process scheduling. , 2014, , .		4
18	Non-volatile registers aware instruction selection for embedded systems. , 2014, , .		3