

# Nejmeddine Bahri

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/8053257/publications.pdf>

Version: 2024-02-01

22

papers

87

citations

1937685

4

h-index

1720034

7

g-index

22

all docs

22

docs citations

22

times ranked

74

citing authors

#	ARTICLE	IF	CITATIONS
1	Optimisation of HEVC motion estimation exploiting SAD and SSD GPU-based implementation. IET Image Processing, 2018, 12, 243-253.	2.5	21
2	Fast motion estimation for HEVC video coding., 2016,,.		11
3	Intelligent power supply management of an autonomous hybrid energy generator. International Journal of Sustainable Engineering, 2019, 12, 312-332.	3.5	9
4	Homogeneity-based fast CU partitioning algorithm for HEVC intra coding. Engineering Science and Technology, an International Journal, 2019, 22, 706-714.	3.2	6
5	Fast Intra Mode Decision Algorithm for H264/AVC HD Baseline Profile Encoder. International Journal of Computer Applications, 2012, 37, 8-13.	0.2	5
6	A DCT-based algorithm for multi-channel near-lossless EEG compression., 2015,,.		4
7	Real-time H264/AVC encoder based on enhanced frame level parallelism for smart multicore DSP camera. Journal of Real-Time Image Processing, 2016, 12, 791-812.	3.5	4
8	SAD and SSE implementation for HEVC encoder on DSP TMS320C6678., 2016,,.		4
9	Parallel implementation of Kvazaar HEVC on multicore ARM processor., 2016,,.		4
10	Embedded Real-Time H264/AVC High Definition Video Encoder on TI's KeyStone Multicore DSP. Journal of Signal Processing Systems, 2017, 86, 67-84.	2.1	4
11	Optimised HEVC encoder intra-only configuration. IET Computers and Digital Techniques, 2020, 14, 256-262.	1.2	4
12	Data level parallelism for H264/AVC baseline intra-prediction chain on MPSoC., 2013,,.		3
13	Fast intra mode decision algorithm based on inter prediction mode for H264/AVC., 2012,,.		2
14	H.264/AVC high definition intra coding implementation on multiprocessor system on chip technology architecture. IET Computers and Digital Techniques, 2015, 9, 259-267.	1.2	2
15	GOP level parallelism implementation for real-time H264/AVC video encoder on multicore DSP TMS320C6472., 2014,,.		1
16	DSP-based down-sampling process using lanczos filter bank., 2014,,.		1
17	Real-time H264/AVC high definition video encoder on a multicore DSP TMS320C6678., 2015,,.		1
18	Fast Motion Estimation's Configuration Using Diamond Pattern and ECU, CFM, and ESD Modes for Reducing HEVC Computational Complexity., 0,,.		1

#	ARTICLE	IF	CITATIONS
19	H.264/AVC intra prediction encoding chain implementation on MPSoC based on slice level parallelism. , 2014, , .	0	0
20	HEVC video encoder implementation on Texas Instruments platforms. , 2016, , .	0	0
21	Parallel implementation of HEVC encoder on multicore ARM-based platform. , 2019, , .	0	0
22	A DSP-Based Implementation of HEVC Encoder. International Review on Computers and Software, 2016, 11, 931.	0.1	0