

# M Jagadesh Kumar

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/792975/m-jagadesh-kumar-publications-by-year.pdf>

**Version:** 2024-04-24

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

201  
papers

5,044  
citations

37  
h-index

64  
g-index

250  
ext. papers

6,109  
ext. citations

2.2  
avg, IF

6.59  
L-index

#	Paper	IF	Citations
201	What is in store in the March-April 2021 issue of IETE Technical Review?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2021</b> , 38, 195-196	1.5	
200	Reconfigurable FET Biosensor for a Wide Detection Range and Electrostatically Tunable Sensing Response. <i>IEEE Sensors Journal</i> , <b>2020</b> , 20, 2261-2269	4	13
199	Sub-10 nm Scalability of Junctionless FETs Using a Ground Plane in High-K BOX: A Simulation Study. <i>IEEE Access</i> , <b>2020</b> , 8, 137540-137548	3.5	7
198	. <i>IEEE Transactions on Electron Devices</i> , <b>2019</b> , 66, 3209-3214	2.9	12
197	A Line Tunneling Field-Effect Transistor Based on Misaligned Core-Shell Gate Architecture in Emerging Nanotube FETs. <i>IEEE Transactions on Electron Devices</i> , <b>2019</b> , 66, 2809-2816	2.9	32
196	Gate-Induced Drain Leakage in Junctionless Field-Effect Transistors <b>2019</b> , 173-254		
195	Junctionless Devices Without Any Chemical Doping <b>2019</b> , 281-325		3
194	Introduction to Field-Effect Transistors <b>2019</b> , 1-26		
193	Conclusion and Perspectives <b>2019</b> , 439-456		
192	Emerging Fet Architectures <b>2019</b> , 27-66		0
191	Fundamentals of Junctionless Field-Effect Transistors <b>2019</b> , 67-123		0
190	Device Architectures to Mitigate Challenges in Junctionless Field-Effect Transistors <b>2019</b> , 125-172		1
189	Impact Ionization in Junctionless Field-Effect Transistors <b>2019</b> , 255-279		
188	Modeling Junctionless Field-Effect Transistors <b>2019</b> , 327-384		3
187	Simulation of JLFETS Using Sentaurus TCAD <b>2019</b> , 385-438		0
186	Investigation of the Scalability of Emerging Nanotube Junctionless FETs Using an Intrinsic Pocket. <i>IEEE Journal of the Electron Devices Society</i> , <b>2019</b> , 7, 888-896	2.3	6
185	Nanotube Tunneling FET With a Core Source for Ultrasteep Subthreshold Swing: A Simulation Study. <i>IEEE Transactions on Electron Devices</i> , <b>2019</b> , 66, 4425-4432	2.9	33

184	<b>2019,</b>			38
183	An Impact Ionization MOSFET With Reduced Breakdown Voltage Based on Back-Gate Misalignment. <i>IEEE Transactions on Electron Devices</i> , <b>2019</b> , 66, 868-875	2.9		6
182	A New On-Chip ESD Strategy Using TFETs-TCAD Based Device and Network Simulations. <i>IEEE Journal of the Electron Devices Society</i> , <b>2018</b> , 6, 298-308	2.3		7
181	Controlling L-BTBT in Emerging Nanotube FETs Using Dual-Material Gate. <i>IEEE Journal of the Electron Devices Society</i> , <b>2018</b> , 6, 611-621	2.3		25
180	1-T Capacitorless DRAM Using Laterally Bandgap Engineered Si-Si:C Heterostructure Bipolar I-MOS for Improved Sensing Margin and Retention Time. <i>IEEE Nanotechnology Magazine</i> , <b>2018</b> , 17, 543-551	2.6		4
179	Charge Plasma High Voltage PIN Diode Investigation <b>2018,</b>			2
178	Diameter Dependence of Leakage Current in Nanowire Junctionless Field Effect Transistors. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 1330-1335	2.9		67
177	1-T Capacitorless DRAM Using Bandgap-Engineered Silicon-Germanium Bipolar I-MOS. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 1583-1590	2.9		16
176	Schottky bipolar I-MOS: An I-MOS with Schottky electrodes and an open-base BJT configuration for reduced operating voltage. <i>Superlattices and Microstructures</i> , <b>2017</b> , 104, 422-427	2.8		3
175	Nanotube Junctionless FET: Proposal, Design, and Investigation. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 1851-1856	2.9		76
174	. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 21-27	2.9		33
173	A Tunnel Dielectric-Based Junctionless Transistor With Reduced Parasitic BJT Action. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 3470-3475	2.9		14
172	Spacer Design Guidelines for Nanowire FETs From Gate-Induced Drain Leakage Perspective. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 3007-3015	2.9		40
171	DC Drain Current Model for Tunnel FETs Considering Source and Drain Depletion Regions <b>2017,</b>			1
170	Physical Insights Into the Nature of Gate-Induced Drain Leakage in Ultrashort Channel Nanowire FETs. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 2604-2610	2.9		41
169	Comprehensive Analysis of Gate-Induced Drain Leakage in Emerging FET Architectures: Nanotube FETs Versus Nanowire FETs. <i>IEEE Access</i> , <b>2017</b> , 5, 18918-18926	3.5		26
168	In <sub>0.53</sub> Ga <sub>0.47</sub> As/InP Trench-Gate Power MOSFET Based on Impact Ionization for Improved Performance: Design and Analysis. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 4561-4567	2.9		4
167	The Charge Plasma n-p-n Impact Ionization MOS on FDSOI Technology: Proposal and Analysis. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 3-7	2.9		9

166	. <i>IEEE Transactions on Electron Devices</i> , <b>2017</b> , 64, 4430-4434	2.9	21
165	Thin Capacitively-Coupled Thyristor as an Ultrasensitive Label-Free Nanogap Biosensor: Proposal and Investigation <b>2017</b> , 1, 1-4		1
164	Schottky Barrier FET Biosensor for Dual Polarity Detection: A Simulation Study. <i>IEEE Electron Device Letters</i> , <b>2017</b> , 38, 1594-1597	4.4	8
163	Double gate symmetric tunnel FET: investigation and analysis. <i>IET Circuits, Devices and Systems</i> , <b>2017</b> , 11, 365-370	1.1	16
162	Controlling L-BTBT and Volume Depletion in Nanowire JLFETs Using Core-Shell Architecture. <i>IEEE Transactions on Electron Devices</i> , <b>2016</b> , 63, 3790-3794	2.9	53
161	Insight into Lateral Band-to-Band-Tunneling in Nanowire Junctionless FETs. <i>IEEE Transactions on Electron Devices</i> , <b>2016</b> , 63, 4138-4142	2.9	64
160	A Novel Gate-Stack-Engineered Nanowire FET for Scaling to the Sub-10-nm Regime. <i>IEEE Transactions on Electron Devices</i> , <b>2016</b> , 63, 5055-5059	2.9	39
159	Controlling BTBT-Induced Parasitic BJT Action in Junctionless FETs Using a Hybrid Channel. <i>IEEE Transactions on Electron Devices</i> , <b>2016</b> , 63, 3350-3353	2.9	47
158	Realizing Efficient Volume Depletion in SOI Junctionless FETs. <i>IEEE Journal of the Electron Devices Society</i> , <b>2016</b> , 4, 110-115	2.3	55
157	. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2016</b> , 16, 200-207	1.6	4
156	Modeling a Dual-Material-Gate Junctionless FET Under Full and Partial Depletion Conditions Using Finite-Differentiation Method. <i>IEEE Transactions on Electron Devices</i> , <b>2016</b> , 63, 2282-2287	2.9	10
155	Raised Source/Drain Dopingless Junctionless Accumulation Mode FET: Design and Analysis. <i>IEEE Transactions on Electron Devices</i> , <b>2016</b> , 63, 4185-4190	2.9	14
154	Dielectric-Modulated Field Effect Transistors for DNA Detection: Impact of DNA Orientation. <i>IEEE Electron Device Letters</i> , <b>2016</b> , 37, 1485-1488	4.4	31
153	2-D Threshold Voltage Model for the Double-Gate p-n-p-n TFET With Localized Charges. <i>IEEE Transactions on Electron Devices</i> , <b>2016</b> , 63, 3663-3668	2.9	20
152	A full-range dual material gate tunnel field effect transistor drain current model considering both source and drain depletion region band-to-band tunneling. <i>Journal of Computational Electronics</i> , <b>2015</b> , 14, 280-287	1.8	29
151	An Accurate Compact Analytical Model for the Drain Current of a TFET From Subthreshold to Strong Inversion. <i>IEEE Transactions on Electron Devices</i> , <b>2015</b> , 62, 478-484	2.9	36
150	PNPN tunnel FET with controllable drain side tunnel barrier width: Proposal and analysis. <i>Superlattices and Microstructures</i> , <b>2015</b> , 86, 121-125	2.8	27
149	Dielectric modulated overlapping gate-on-drain tunnel-FET as a label-free biosensor. <i>Superlattices and Microstructures</i> , <b>2015</b> , 86, 198-202	2.8	58

148	Junctionless Biristor: A Bistable Resistor Without Chemically Doped P-N Junctions. <i>IEEE Journal of the Electron Devices Society</i> , <b>2015</b> , 3, 311-315	2.3	15
147	Investigation of laterally single-diffused metal oxide semiconductor (LSMOS) field effect transistor. <i>Current Applied Physics</i> , <b>2015</b> , 15, 1130-1133	2.6	9
146	Charge-Modulated Underlap I-MOS Transistor as a Label-Free Biosensor: A Simulation Study. <i>IEEE Transactions on Electron Devices</i> , <b>2015</b> , 62, 2645-2651	2.9	30
145	A Silicon Biristor With Reduced Operating Voltage: Proposal and Analysis. <i>IEEE Journal of the Electron Devices Society</i> , <b>2015</b> , 3, 67-72	2.3	13
144	The Pay or Perish Game: Why we should stand up against Active discrimination for the survival of net neutrality. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2015</b> , 32, 161-163	1.5	
143	Controlling the Drain Side Tunneling Width to Reduce Ambipolar Current in Tunnel FETs Using Heterodielectric BOX. <i>IEEE Transactions on Electron Devices</i> , <b>2015</b> , 62, 3882-3886	2.9	93
142	Bipolar I-MOS: An Impact-Ionization MOS With Reduced Operating Voltage Using the Open-Base BJT Configuration. <i>IEEE Transactions on Electron Devices</i> , <b>2015</b> , 62, 4345-4348	2.9	20
141	Smart Cities with Massive Data Centric Living are Hard to Build Without 5G Networks. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2015</b> , 32, 237-239	1.5	4
140	GaAs Tunnel Diode With Electrostatically Doped n-Region: Proposal and Analysis. <i>IEEE Transactions on Electron Devices</i> , <b>2015</b> , 62, 3445-3448	2.9	9
139	Schottky Biristor: A Metal-Semiconductor Metal Bistable Resistor. <i>IEEE Transactions on Electron Devices</i> , <b>2015</b> , 62, 2360-2363	2.9	13
138	Global University Rankings: What should India do?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2015</b> , 32, 81-83	1.5	2
137	A pseudo 2-D surface potential model of a dual material double gate junctionless field effect transistor. <i>Journal of Computational Electronics</i> , <b>2015</b> , 14, 686-693	1.8	9
136	Innovation and Technology should Lead to Abundance not Scarcity. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2015</b> , 32, 1-2	1.5	11
135	A Compact Analytical Model for the drain current of a TFET with non-abrupt doping profile incorporating the effect of band-gap narrowing <b>2015</b> ,		1
134	Two dimensional analytical model for the threshold voltage of a Gate All Around Nanowire tunneling FET with localized charges <b>2015</b> ,		1
133	A Compact Analytical Model for the Drain Current of Gate-All-Around Nanowire Tunnel FET Accurate From Sub-Threshold to ON-State. <i>IEEE Nanotechnology Magazine</i> , <b>2015</b> , 14, 358-362	2.6	21
132	Vertical bipolar charge plasma transistor with buried metal layer. <i>Scientific Reports</i> , <b>2015</b> , 5, 7860	4.9	27
131	Compact Analytical Model of Dual Material Gate Tunneling Field-Effect Transistor Using Interband Tunneling and Channel Transport. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 1936-1942	2.9	81

130	Controlling the ON-resistance in SOI LDMOS using parasitic bipolar junction transistor. <i>Journal of Computational Electronics</i> , <b>2014</b> , 13, 857-861	1.8	2
129	Compact Analytical Drain Current Model of Gate-All-Around Nanowire Tunneling FET. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 2599-2603	2.9	72
128	A Pseudo-2-D-Analytical Model of Dual Material Gate All-Around Nanowire Tunneling FET. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 2264-2270	2.9	53
127	In-Built N+ Pocket p-n-p-n Tunnel Field-Effect Transistor. <i>IEEE Electron Device Letters</i> , <b>2014</b> , 35, 1170-1172	2.4	95
126	2-D Analytical Model for the Threshold Voltage of a Tunneling FET With Localized Charges. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 3054-3059	2.9	34
125	Junctionless Impact Ionization MOS: Proposal and Investigation. <i>IEEE Transactions on Electron Devices</i> , <b>2014</b> , 61, 4295-4298	2.9	44
124	Thin-Film Bipolar Transistors on Recrystallized Polycrystalline Silicon Without Impurity Doped Junctions: Proposal and Investigation. <i>Journal of Display Technology</i> , <b>2014</b> , 10, 590-594		34
123	Impact of gate leakage considerations in tunnel field effect transistor design. <i>Japanese Journal of Applied Physics</i> , <b>2014</b> , 53, 074201	1.4	16
122	We are Expanding the Editorial Board. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2014</b> , 31, 307-307	1.5	
121	Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain. <i>IEEE Journal of the Electron Devices Society</i> , <b>2014</b> , 2, 187-190	2.3	193
120	Facing the Students on Facebook: Are You Game for It?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2014</b> , 31, 115-117	1.5	1
119	Numerical study of the threshold voltage of TFETs with localized charges <b>2014</b> ,		1
118	Drain current model for SOI TFET considering source and drain side tunneling <b>2014</b> ,		6
117	Expanding the Boundaries of Your Research Using Social Media: Stand-Up and Be Counted. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2014</b> , 31, 255-257	1.5	7
116	Telling Lies to Describe Truth: Do we Emphasize the Importance of The Art of Approximations to the Students?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2014</b> , 31, 1-3	1.5	1
115	Quantum Computing in India: An Opportunity that Should Not Be Missed. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2014</b> , 31, 187-189	1.5	
114	A dc model for partially depleted SOI laterally diffused MOSFETs utilizing the HiSIM-HV compact model. <i>Journal of Computational Electronics</i> , <b>2013</b> , 12, 460-468	1.8	2
113	Doping-Less Tunnel Field Effect Transistor: Design and Investigation. <i>IEEE Transactions on Electron Devices</i> , <b>2013</b> , 60, 3285-3290	2.9	376

112	Dielectric-Modulated Impact-Ionization MOS Transistor as a Label-Free Biosensor. <i>IEEE Electron Device Letters</i> , <b>2013</b> , 34, 1575-1577	4.4	87
111	Face Recognition by Machines: Is It an Effective Surveillance Tactic?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2013</b> , 30, 93	1.5	2
110	How does the power of "Suggestion" influence students? performance?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2013</b> , 30, 273	1.5	
109	Making Your Research Paper Discoverable: Title Plays the Winning Trick. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2013</b> , 30, 361	1.5	5
108	Schottky Collector Bipolar Transistor Without Impurity Doped Emitter and Base: Design and Performance. <i>IEEE Transactions on Electron Devices</i> , <b>2013</b> , 60, 2956-2959	2.9	37
107	The Malady of Technology in Our Lives: Is Anyone Listening?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2013</b> , 30, 3	1.5	2
106	Back to Basics: Why Every Student and Professor Should Ride a Bicycle on a University Campus?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2013</b> , 30, 165	1.5	
105	Bipolar Charge-Plasma Transistor: A Novel Three Terminal Device. <i>IEEE Transactions on Electron Devices</i> , <b>2012</b> , 59, 962-967	2.9	152
104	Controlled deposition of aligned carbon nanotubes by floating electrodes dielectrophoresis <b>2012</b> ,		1
103	Honestly speaking about academic dishonesty. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2012</b> , 29, 357	1.5	3
102	. <i>IEEE Transactions on Electron Devices</i> , <b>2012</b> , 59, 738-744	2.9	17
101	Improving the breakdown voltage, ON-resistance and gate-charge of InGaAs LDMOS power transistors. <i>Semiconductor Science and Technology</i> , <b>2012</b> , 27, 105030	1.8	15
100	Novel Attributes of a Dual Material Gate Nanoscale Tunnel Field-Effect Transistor. <i>IEEE Transactions on Electron Devices</i> , <b>2011</b> , 58, 404-410	2.9	289
99	. <i>IEEE Transactions on Electron Devices</i> , <b>2011</b> , 58, 3485-3493	2.9	6
98	<b>2011</b> ,		6
97	Reflections on Teaching a Large Class. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2011</b> , 28, 275	1.5	
96	Estimation and Compensation of Process-Induced Variations in Nanoscale Tunnel Field-Effect Transistors for Improved Reliability. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2010</b> , 10, 390-395	1.6	50
95	Linearity and speed optimization in SOI LDMOS using gate engineering. <i>Semiconductor Science and Technology</i> , <b>2010</b> , 25, 015006	1.8	12



94	A New Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications <b>2010</b> ,		3
93	. <i>IEEE Transactions on Electron Devices</i> , <b>2010</b> , 57, 7-11	2.9	2
92	Extended- $\text{p}^+$ Stepped Gate LDMOS for Improved Performance. <i>IEEE Transactions on Electron Devices</i> , <b>2010</b> , 57, 1719-1724	2.9	51
91	Dual-Material-Gate Technique for Enhanced Transconductance and Breakdown Voltage of Trench Power MOSFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2009</b> , 56, 517-522	2.9	30
90	A Stepped Oxide Hetero-Material Gate Trench Power MOSFET for Improved Performance. <i>IEEE Transactions on Electron Devices</i> , <b>2009</b> , 56, 1355-1359	2.9	27
89	Recessed source concept in nanoscale vertical surrounding gate (VSG) MOSFETs for controlling short-channel effects. <i>Physica E: Low-Dimensional Systems and Nanostructures</i> , <b>2009</b> , 41, 671-676	3	10
88	A New Buried-Oxide-In-Drift-Region Trench MOSFET With Improved Breakdown Voltage. <i>IEEE Electron Device Letters</i> , <b>2009</b> , 30, 990-992	4.4	6
87	Memristor - Why Do We Have to Know About It?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2009</b> , 26, 3	1.5	13
86	Impact of Strain on Drain Current and Threshold Voltage of Nanoscale Double Gate Tunnel Field Effect Transistor: Theoretical Investigation and Analysis. <i>Japanese Journal of Applied Physics</i> , <b>2009</b> , 48, 064503	1.4	93
85	Evaluating Scientists: Citations, Impact Factor, h-Index, Online Page Hits and What Else?. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2009</b> , 26, 165	1.5	13
84	Analytical drain current model for nanoscale strained-Si/SiGe MOSFETs. <i>COMPEL - the International Journal for Computation and Mathematics in Electrical and Electronic Engineering</i> , <b>2009</b> , 28, 353-371	0.7	13
83	A new SiGe Stepped Gate (SSG) thin film SOI LDMOS for enhanced breakdown voltage and reduced delay <b>2009</b> ,		2
82	Compact Surface Potential Model for FD SOI MOSFET Considering Substrate Depletion Region. <i>IEEE Transactions on Electron Devices</i> , <b>2008</b> , 55, 789-795	2.9	19
81	A New Strained-Silicon Channel Trench-Gate Power MOSFET: Design and Analysis. <i>IEEE Transactions on Electron Devices</i> , <b>2008</b> , 55, 3299-3304	2.9	16
80	. <i>IEEE Transactions on Electron Devices</i> , <b>2008</b> , 55, 2813-2819	2.9	6
79	The Ground Plane in Buried Oxide for Controlling Short-Channel Effects in Nanoscale SOI MOSFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2008</b> , 55, 1554-1557	2.9	43
78	Guest Editorial Special Issue on Nanowire Transistors: Modeling, Device Design, and Technology. <i>IEEE Nanotechnology Magazine</i> , <b>2008</b> , 7, 643-650	2.6	2
77	Being Wary of Plagiarism. <i>IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India)</i> , <b>2008</b> , 25, 231	1.5	



76	QUANTUM CONFINEMENT EFFECTS IN STRAINED SILICON MOSFETS. <i>International Journal of Nanoscience</i> , <b>2008</b> , 07, 81-84	0.6	15
75	Effect of the Ge mole fraction on the formation of a conduction path in cylindrical strained-silicon-on-SiGe MOSFETs. <i>Superlattices and Microstructures</i> , <b>2008</b> , 44, 79-85	2.8	14
74	Approaches to nanoscale MOSFET compact modeling using surface potential based models <b>2007</b> , . <i>IEEE Transactions on Electron Devices</i> , <b>2007</b> , 54, 554-562	2.9	35
73	Comprehensive approach to modeling threshold voltage of nanoscale strained silicon SOI MOSFETs. <i>Journal of Computational Electronics</i> , <b>2007</b> , 6, 439-444	1.8	11
72	Molecular diodes and applications. <i>Recent Patents on Nanotechnology</i> , <b>2007</b> , 1, 51-7	1.2	19
71	Analytical Drain Current Model of Nanoscale Strained-Si/SiGe MOSFETs for Analog Circuit Simulation <b>2007</b> ,		3
69	Impact of Strain or Ge Content on the Threshold Voltage of Nanoscale Strained-Si/SiGe Bulk MOSFETs. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2007</b> , 7, 181-187	1.6	29
68	Nanoscale SOI MOSFETs with electrically induced source/drain extension: Novel attributes and design considerations for suppressed short-channel effects. <i>Superlattices and Microstructures</i> , <b>2006</b> , 39, 395-405	2.8	16
67	A super beta bipolar transistor using SiGe-base surface accumulation layer transistor(SALTran) concept: a simulation study. <i>IEEE Transactions on Electron Devices</i> , <b>2006</b> , 53, 577-579	2.9	13
66	New dual-material SG nanoscale MOSFET: analytical threshold-voltage model. <i>IEEE Transactions on Electron Devices</i> , <b>2006</b> , 53, 920-922	2.9	58
65	Compact modeling of the effects of parasitic internal fringe capacitance on the threshold voltage of high-k gate-dielectric nanoscale SOI MOSFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2006</b> , 53, 706-711	2.9	31
64	New Schottky-Gate Bipolar-Mode Field-Effect Transistor (SBMFET): Design and Analysis Using Two-Dimensional Simulation. <i>IEEE Transactions on Electron Devices</i> , <b>2006</b> , 53, 2364-2369	2.9	1
63	. <i>IEEE Transactions on Electron Devices</i> , <b>2006</b> , 53, 2500-2506	2.9	37
62	A new grounded lamination gate (GLG) for diminished fringe-capacitance effects in high- $\epsilon_{\text{sp}}/\epsilon_{\text{gate}}$ gate-dielectric MOSFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2006</b> , 53, 2578-2581	2.9	1
61	New Silicon Carbide Schottky-gate Bipolar Mode Field Effect Transistor (SiC SBFET) without PN Junction <b>2006</b> ,		2
60	Leakage current reduction techniques in poly-Si TFTs for active matrix liquid crystal displays: a comprehensive study. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2006</b> , 6, 315-325	1.6	31
59	. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2006</b> , 6, 306-314	1.6	7

58	A New Gate Induced Barrier Thin-Film Transistor (GIB-TFT) for Active Matrix Liquid Crystal Displays: Design and Performance Considerations. <i>Journal of Display Technology</i> , <b>2006</b> , 2, 372-377		1
57	Silicon-on-insulator lateral dual sidewall Schottky (SOI-LDSS) concept for improved rectifier performance: a two-dimensional simulation study. <i>Microelectronics International</i> , <b>2006</b> , 23, 16-18	0.8	
56	Investigation of a new modified source/drain for diminished self-heating effects in nanoscale MOSFETs using computer simulation. <i>Physica E: Low-Dimensional Systems and Nanostructures</i> , <b>2006</b> , 33, 134-138	3	29
55	Enhanced breakdown voltage and reduced self-heating effects in thin-film lateral bipolar transistors: Design and analysis using 2-D simulation. <i>Microelectronic Engineering</i> , <b>2006</b> , 83, 303-311	2.5	1
54	A new symmetrical double gate nanoscale MOSFET with asymmetrical side gates for electrically induced source/drain. <i>Microelectronic Engineering</i> , <b>2006</b> , 83, 409-414	2.5	16
53	Development of a Monte Carlo Simulation Suite for Predicting the Electron Beam Interaction with Resist on Semiconductor Substrates. <i>IETE Journal of Research</i> , <b>2005</b> , 51, 301-309	0.9	
52	Shielded channel double-gate MOSFET: a novel device for reliable nanoscale CMOS applications. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2005</b> , 5, 509-514	1.6	26
51	The Simulation of a new asymmetrical double-gate poly-Si TFT with modified channel conduction mechanism for highly reduced OFF-state leakage current. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2005</b> , 5, 675-682	1.6	3
50	A new dual-material double-gate (DMDG) nanoscale SOI MOSFET-two-dimensional analytical modeling and simulation. <i>IEEE Nanotechnology Magazine</i> , <b>2005</b> , 4, 260-268	2.6	158
49	Realizing high-voltage thin film lateral bipolar transistors on SOI with a collector-tub. <i>Microelectronics International</i> , <b>2005</b> , 22, 3-9	0.8	6
48	Realising high-current gain p-n-p transistors using a novel surface accumulation layer transistor (SALTran) concept. <i>IET Circuits, Devices and Systems</i> , <b>2005</b> , 152, 178		3
47	Two-dimensional analytical threshold voltage model of nanoscale fully depleted SOI MOSFET with electrically induced S/D extensions. <i>IEEE Transactions on Electron Devices</i> , <b>2005</b> , 52, 1568-1575	2.9	51
46	On the parasitic gate capacitance of small-geometry MOSFETs. <i>IEEE Transactions on Electron Devices</i> , <b>2005</b> , 52, 1676-1677	2.9	4
45	A new poly-Si TG-TFT with diminished pseudosubthreshold region: theoretical investigation and analysis. <i>IEEE Transactions on Electron Devices</i> , <b>2005</b> , 52, 1815-1820	2.9	11
44	A new high breakdown voltage lateral Schottky collector bipolar transistor on SOI: design and analysis. <i>IEEE Transactions on Electron Devices</i> , <b>2005</b> , 52, 2496-2501	2.9	12
43	Enhanced current gain in SiC power BJTs using a novel surface accumulation layer transistor concept. <i>Microelectronic Engineering</i> , <b>2005</b> , 81, 90-95	2.5	5
42	ShOC rectifier: a new metal-semiconductor device with excellent forward and reverse characteristics. <i>IEEE Transactions on Electron Devices</i> , <b>2005</b> , 52, 130-132	2.9	7
41	Diminished Short Channel Effects in Nanoscale Double-Gate Silicon-on-Insulator MetalOxideSemiconductor Field-Effect-Transistors due to Induced Back-Gate Step Potential. <i>Japanese Journal of Applied Physics</i> , <b>2005</b> , 44, 6508-6509	1.4	18

40	Inverse modeling of delta doped pseudomorphic high electron mobility transistors. <i>Journal of Vacuum Science and Technology A: Vacuum, Surfaces and Films</i> , <b>2004</b> , 22, 1036	2.9	1
39	Proposal and design of a new SiC-emitter lateral NPM Schottky collector bipolar transistor on SOI for VLSI applications. <i>IET Circuits, Devices and Systems</i> , <b>2004</b> , 151, 63		4
38	Realising wide bandgap P-SiC-emitter lateral heterojunction bipolar transistors with low collector-emitter offset voltage and high current gain: a novel proposal using numerical simulation. <i>IET Circuits, Devices and Systems</i> , <b>2004</b> , 151, 399		7
37	Two-dimensional analytical modeling of fully depleted DMG SOI MOSFET and evidence for diminished SCEs. <i>IEEE Transactions on Electron Devices</i> , <b>2004</b> , 51, 569-574	2.9	198
36	Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET. <i>IEEE Transactions on Electron Devices</i> , <b>2004</b> , 51, 1463-1467	2.9	100
35	Evidence for suppressed short-channel effects in deep submicron dual-material gate (DMG) partially depleted SOI MOSFETs [A two-dimensional analytical approach. <i>Microelectronic Engineering</i> , <b>2004</b> , 75, 367-374	2.5	11
34	Investigation of the novel attributes of a single-halo double gate SOI MOSFET: 2D simulation study. <i>Microelectronics Journal</i> , <b>2004</b> , 35, 761-765	1.8	39
33	Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: a review. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2004</b> , 4, 99-109	1.6	246
32	Surface accumulation Layer transistor (SALTran): a new bipolar transistor for enhanced current gain and reduced hot-carrier degradation. <i>IEEE Transactions on Device and Materials Reliability</i> , <b>2004</b> , 4, 509-515	1.6	20
31	A new, high-voltage 4H-SiC lateral dual sidewall Schottky (LDSS) rectifier: theoretical investigation and analysis. <i>IEEE Transactions on Electron Devices</i> , <b>2003</b> , 50, 1690-1693	2.9	4
30	2D-simulation and analysis of lateral SiC N-emitter SiGe P-base Schottky metal-collector (NPM) HBT on SOI. <i>Microelectronics Reliability</i> , <b>2003</b> , 43, 1145-1149	1.2	4
29	Lateral thin-film Schottky (LTFS) rectifier on SOI: a device with higher than plane parallel breakdown voltage. <i>IEEE Transactions on Electron Devices</i> , <b>2002</b> , 49, 181-184	2.9	5
28	A new lateral PNM Schottky collector bipolar transistor (SCBT) on SOI for nonsaturating VLSI logic design. <i>IEEE Transactions on Electron Devices</i> , <b>2002</b> , 49, 1070-1072	2.9	12
27	A new low-loss lateral trench sidewall Schottky (LTSS) rectifier on SOI with high and sharp breakdown voltage. <i>IEEE Transactions on Electron Devices</i> , <b>2002</b> , 49, 1316-1319	2.9	6
26	Elimination of bipolar induced drain breakdown and single transistor latch in submicron PD SOI MOSFET. <i>IEEE Transactions on Reliability</i> , <b>2002</b> , 51, 367-370	4.6	12
25	On the iterative schemes to obtain base doping profiles for reducing base transit time in a bipolar transistor. <i>IEEE Transactions on Electron Devices</i> , <b>2001</b> , 48, 1222-1224	2.9	9
24	A new 4H-SiC lateral merged double Schottky (LMDS) rectifier with excellent forward and reverse characteristics. <i>IEEE Transactions on Electron Devices</i> , <b>2001</b> , 48, 2695-2700	2.9	23
23	Novel lateral merged double Schottky (LMDS) rectifier: proposal and design. <i>IET Circuits, Devices and Systems</i> , <b>2001</b> , 148, 165		5

22	Study of the extended p/sup +/- dual source structure for eliminating bipolar induced breakdown in submicron SOI MOSFET's. <i>IEEE Transactions on Electron Devices</i> , <b>2000</b> , 47, 1678-1680	2.9	13
21	A simple hole scattering length model for the solution of charge transport in bipolar transistors. <i>IEEE Transactions on Electron Devices</i> , <b>1999</b> , 46, 1186-1188	2.9	
20	Novel Ge-profile design for high-speed SiGe HBTs: modelling and analysis. <i>IET Circuits, Devices and Systems</i> , <b>1999</b> , 146, 291		9
19	Profile design considerations for minimizing base transit time in SiGe HBT's. <i>IEEE Transactions on Electron Devices</i> , <b>1998</b> , 45, 1725-1731	2.9	28
18	Optimum collector width of VLSI bipolar transistors for maximum $f_{sub\ max}$ at high current densities. <i>IEEE Transactions on Electron Devices</i> , <b>1997</b> , 44, 903-905	2.9	1
17	Miller's approximation in VLSI and power bipolar transistors with reach-through collectors. <i>IEEE Transactions on Electron Devices</i> , <b>1997</b> , 44, 2305-2307	2.9	1
16	Selective reactive ion etching of PECVD silicon nitride over amorphous silicon in and nitrogen containing plasma gas mixtures. <i>Solid-State Electronics</i> , <b>1996</b> , 39, 33-37	1.7	7
15	Cjc and the output conductance of advanced bipolar junction transistors under nonlocal impact ionization conditions. <i>Solid-State Electronics</i> , <b>1996</b> , 39, 1819-1821	1.7	1
14	New buried P+-grid polysilicon emitter bipolar power transistor. <i>Solid-State Electronics</i> , <b>1995</b> , 38, 1854-1856	1.7	44
13	Optimum collector EPI-thickness of advanced bipolar transistors for high speed and high current operation. <i>Solid-State Electronics</i> , <b>1994</b> , 37, 1885-1887	1.7	2
12	. <i>IEEE Transactions on Electron Devices</i> , <b>1994</b> , 41, 398-402	2.9	3
11	. <i>IEEE Transactions on Electron Devices</i> , <b>1994</b> , 41, 2471-2473	2.9	5
10	Base etched selfaligned transistor technology for advanced polyemitter bipolar transistors. <i>Electronics Letters</i> , <b>1994</b> , 30, 819-820	1.1	1
9	. <i>IEEE Transactions on Electron Devices</i> , <b>1993</b> , 40, 1478-1483	2.9	21
8	. <i>IEEE Transactions on Electron Devices</i> , <b>1990</b> , 37, 2395-2398	2.9	4
7	. <i>IEEE Transactions on Electron Devices</i> , <b>1989</b> , 36, 1803-1810	2.9	8
6	The effects of collector lifetime on the characteristics of high-voltage power transistors operating in the quasi-saturation region. <i>IEEE Transactions on Electron Devices</i> , <b>1987</b> , 34, 1163-1169	2.9	14
5	On the dominant recombination level of platinum in silicon. <i>Physica Status Solidi A</i> , <b>1985</b> , 87, 651-655		4

4	A High Current Gain Horizontal Current Bipolar Transistor (HCBT) Technology for the BiCMOS Integration with FinFETs	2
3	A new Surface Accumulation Layer Transistor (SALTran) concept for current gain enhancement in bipolar transistors	2
2	A new lateral SiGe-base PNM Schottky collector bipolar transistor on SOI for non-saturating VLSI logic design	1
1	Fundamentals of Tunnel Field-Effect Transistors	83