

Zhang, Lining

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/7885834/publications.pdf>

Version: 2024-02-01

150
papers

1,380
citations

430874

18
h-index

395702

33
g-index

151
all docs

151
docs citations

151
times ranked

1102
citing authors

#	ARTICLE	IF	CITATIONS
1	A Junctionless Nanowire Transistor With a Dual-Material Gate. IEEE Transactions on Electron Devices, 2012, 59, 1829-1836.	3.0	141
2	An Analytical Charge Model for Double-Gate Tunnel FETs. IEEE Transactions on Electron Devices, 2012, 59, 3217-3223.	3.0	98
3	Synthesis of two-dimensional transition metal dichalcogenides for electronics and optoelectronics. Informa An Materijly, 2021, 3, 362-396.	17.3	87
4	A Charge-Based Model for Long-Channel Cylindrical Surrounding-Gate MOSFETs From Intrinsic Channel to Heavily Doped Body. IEEE Transactions on Electron Devices, 2008, 55, 2187-2194.	3.0	70
5	SPICE Modeling of Double-Gate Tunnel-FETs Including Channel Transports. IEEE Transactions on Electron Devices, 2014, 61, 300-307.	3.0	67
6	Artificial neural network design for compact modeling of generic transistors. Journal of Computational Electronics, 2017, 16, 825-832.	2.5	64
7	A compact model for double-gate tunneling field-effect-transistors and its implications on circuit behaviors. , 2012, , .		50
8	Analytical Modeling of Capacitances for GaN HEMTs, Including Parasitic Components. IEEE Transactions on Electron Devices, 2014, 61, 755-761.	3.0	44
9	Analytical solution of subthreshold channel potential of gate underlap cylindrical gate-all-around MOSFET. Solid-State Electronics, 2010, 54, 806-808.	1.4	36
10	Modeling Short-Channel Effect of Elliptical Gate-All-Around MOSFET by Effective Radius. IEEE Electron Device Letters, 2011, 32, 1188-1190.	3.9	36
11	A Compact Model for Double-Gate Heterojunction Tunnel FETs. IEEE Transactions on Electron Devices, 2016, 63, 4506-4513.	3.0	35
12	A Short Channel Double-Gate Junctionless Transistor Model Including the Dynamic Channel Boundary Effect. IEEE Transactions on Electron Devices, 2016, 63, 4661-4667.	3.0	32
13	A Compact Model of Silicon-Based Nanowire MOSFETs for Circuit Simulation and Design. IEEE Transactions on Electron Devices, 2008, 55, 2898-2906.	3.0	29
14	A Compact Model of Subthreshold Current With Source/Drain Depletion Effect for the Short-Channel Junctionless Cylindrical Surrounding-Gate MOSFETs. IEEE Transactions on Electron Devices, 2016, 63, 2176-2181.	3.0	29
15	Investigation of LOCOS- and Polysilicon-Bound Diodes for Robust Electrostatic Discharge (ESD) Applications. IEEE Transactions on Electron Devices, 2010, 57, 814-819.	3.0	28
16	Tunneling contact IGZO TFTs with reduced saturation voltages. Applied Physics Letters, 2017, 110, .	3.3	27
17	Zero-Mask Contact Fuse for One-Time-Programmable Memory in Standard CMOS Processes. IEEE Electron Device Letters, 2011, 32, 955-957.	3.9	22
18	Uniaxial Strain Effects on Electron Ballistic Transport in Gate-All-Around Silicon Nanowire MOSFETs. IEEE Transactions on Electron Devices, 2011, 58, 3829-3836.	3.0	21

#	ARTICLE	IF	CITATIONS
19	A charge-based compact model for predicting the current-voltage and capacitance-voltage characteristics of heavily doped cylindrical surrounding-gate MOSFETs. Solid-State Electronics, 2009, 53, 49-53.	1.4	19
20	An Analytic Model for Nanowire MOSFETs With Ge/Si Core/Shell Structure. IEEE Transactions on Electron Devices, 2008, 55, 2907-2917.	3.0	18
21	Effects of body doping on threshold voltage and channel potential of symmetric DG MOSFETs with continuous solution from accumulation to strong-inversion regions. Semiconductor Science and Technology, 2009, 24, 085005.	2.0	18
22	Compact Model for Double-Gate Tunnel FETs With Gate-Drain Underlap. IEEE Transactions on Electron Devices, 2017, 64, 5242-5248.	3.0	17
23	On the Formulation of Self-Heating Models for Circuit Simulation. IEEE Journal of the Electron Devices Society, 2018, 6, 291-297.	2.1	17
24	Analytical Current Model for Long-Channel Junctionless Double-Gate MOSFETs. IEEE Transactions on Electron Devices, 2016, , 1-7.	3.0	14
25	Analytical Monolayer MoS ₂ MOSFET Modeling Verified by First Principle Simulations. IEEE Electron Device Letters, 2020, 41, 171-174.	3.9	13
26	First Principles Simulations of Nanoscale Silicon Devices With Uniaxial Strain. IEEE Transactions on Electron Devices, 2013, 60, 3527-3533.	3.0	12
27	Control of hexagonal boron nitride dielectric thickness by single layer etching. Journal of Materials Chemistry C, 2019, 7, 6273-6278.	5.5	12
28	Characterization of interface trap dynamics responsible for hysteresis in organic thin-film transistors. Organic Electronics, 2015, 27, 192-196.	2.6	11
29	A physical based model to predict performance degradation of FinFET accounting for interface state distribution effect due to hot carrier injection. Microelectronics Reliability, 2011, 51, 337-341.	1.7	10
30	Model Order Reduction for Quantum Transport Simulation of Band-To-Band Tunneling Devices. IEEE Transactions on Electron Devices, 2014, 61, 561-568.	3.0	10
31	Doping enhanced barrier lowering in graphene-silicon junctions. Applied Physics Letters, 2016, 108, 263502.	3.3	10
32	A Compact Phase Change Memory Model With Dynamic State Variables. IEEE Transactions on Electron Devices, 2020, 67, 133-139.	3.0	10
33	Origin of Nonideal Graphene-Silicon Schottky Junction. IEEE Transactions on Electron Devices, 2018, 65, 1995-2002.	3.0	9
34	A SPICE Model of Phase Change Memory for Neuromorphic Circuits. IEEE Access, 2020, 8, 95278-95287.	4.2	9
35	A noncharge-sheet channel potential and drain current model for dynamic-depletion silicon-on-insulator metal-oxide-semiconductor field-effect transistors. Journal of Applied Physics, 2010, 107, 054507.	2.5	8
36	Gate Underlap Design for Short Channel Effects Control in Cylindrical Gate-all-around MOSFETs based on an Analytical Model. IETE Technical Review (Institution of Electronics and) Tj ETQq0 0 0 rgBT /Overlock 10BT 50 57 8d (Telecom		

#	ARTICLE	IF	CITATIONS
37	Coil-Shaped Electrodes to Reduce the Current Variation of Drop-Casted OTFTs. IEEE Electron Device Letters, 2017, 38, 645-648.	3.9	8
38	Modeling Current-Voltage Characteristics of Bilayer Organic Light-Emitting Diodes. IEEE Transactions on Electron Devices, 2019, 66, 139-145.	3.0	8
39	Charge-based model for symmetric double-gate MOSFETs with inclusion of channel doping effect. Microelectronics Reliability, 2010, 50, 1062-1070.	1.7	7
40	Design and Mechanism of Embedding Specific Carbon Nanotubes in Sputtered Sandwiched InGaZnO Thin-Film Transistors. IEEE Electron Device Letters, 2019, 40, 407-410.	3.9	7
41	High Current Nb-Doped P-Channel MoS ₂ Field-Effect Transistor Using Pt Contact. IEEE Electron Device Letters, 2021, 42, 343-346.	3.9	7
42	FinFET reliability study by forward gated-diode generation-recombination current. Semiconductor Science and Technology, 2008, 23, 075008.	2.0	6
43	Terahertz Wave Generation and Detection Analysis of Silicon Nanowire MOS Field-Effect Transistor. IETE Technical Review (Institution of Electronics and Telecommunication Engineers, India), 2009, 26, 430.	3.2	6
44	Sub-threshold behavior of long channel undoped cylindrical surrounding-gate MOSFETs. Microelectronics Reliability, 2009, 49, 897-903.	1.7	6
45	A generic numerical model for detection of terahertz radiation in MOS field-effect transistors. Solid-State Electronics, 2010, 54, 791-795.	1.4	6
46	A Robust and Efficient Compact Model for Phase-Change Memory Circuit Simulations. IEEE Transactions on Electron Devices, 2021, 68, 4404-4410.	3.0	6
47	A Dynamic Compact Model for Ferroelectric Capacitance. IEEE Electron Device Letters, 2022, 43, 390-393.	3.9	6
48	A continuous surface-potential solution from accumulation to inversion for intrinsic symmetric double-gate MOSFETs. Molecular Simulation, 2009, 35, 448-455.	2.0	5
49	A unified FinFET reliability model including high K gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability. , 2009, , .		5
50	FinFET: From compact modeling to circuit performance. , 2010, , .		5
51	Low Power Phase Change Memory With Vertical Carbon Nanotube Electrode. IEEE Journal of the Electron Devices Society, 2017, 5, 362-366.	2.1	5
52	A Dynamic Time Evolution Method for Concurrent Device-Circuit Aging Simulations. IEEE Transactions on Electron Devices, 2019, 66, 184-190.	3.0	5
53	Improved Clonal Selection Algorithm based on Lamarckian Local Search Technique. , 2008, , .		4
54	A carrier-based analytic drain current model incorporating velocity saturation for undoped surrounding-gate MOSFETs. Semiconductor Science and Technology, 2009, 24, 115003.	2.0	4

#	ARTICLE	IF	CITATIONS
55	A Web-Based Platform for Nanoscale Non-classical Device Modeling and Circuit Performance Simulation. , 2009, , .		4
56	An analytic channel potential based model for dynamic depletion surrounding-gate mosfets with arbitrary doping level. , 2009, , .		4
57	Numerical study on dual material gate nanowire tunnel field-effect transistor. , 2012, , .		4
58	Phase-Change Memory With Multifin Thin-Film-Transistor Driver Technology. IEEE Electron Device Letters, 2012, 33, 405-407.	3.9	4
59	Gate Capacitance Model for Aligned Carbon Nanotube FETs With Arbitrary CNT Spacing. IEEE Transactions on Electron Devices, 2015, 62, 4327-4332.	3.0	4
60	Investigation of nitrogen enhanced NBTI effect using the universal prediction model. , 2015, , .		4
61	Investigation of the NBTI induced mobility degradation for precise circuit aging simulation. , 2016, , .		4
62	Current enhanced double-gate TFET with source pocket and asymmetric gate oxide. , 2016, , .		4
63	A Smooth and Continuous Phase Change Memory SPICE Model for Improved Convergence. , 2018, , .		4
64	A Dynamic Current Model for MFIS Negative Capacitance Transistors. IEEE Transactions on Electron Devices, 2021, 68, 3665-3671.	3.0	4
65	Channel doping effects in negative capacitance field-effect transistors. Solid-State Electronics, 2021, 186, 108181.	1.4	4
66	A review of compact modeling for phase change memory. Journal of Semiconductors, 2022, 43, 023101.	3.7	4
67	Modeling Multigate Negative Capacitance Transistors With Self-Heating Effects. IEEE Transactions on Electron Devices, 2022, 69, 3029-3036.	3.0	4
68	Generic DG MOSFET analytic model with vertical electric field induced mobility degradation effects. , 2009, , .		3
69	Comparison and improvement of two core compact models for double-gate MOSFETs. Solid-State Electronics, 2010, 54, 1444-1446.	1.4	3
70	Analytical subthreshold channel potential model of asymmetric gate underlap gate-all-around MOSFET. , 2010, , .		3
71	Double-gate tunneling FET with asymmetric gate structure and pocket source. , 2014, , .		3
72	Low voltage SRAM design using tunneling regime of CNTFET. , 2014, , .		3

#	ARTICLE	IF	CITATIONS
73	Comparative Analysis of Carrier Statistics on MOSFET and Tunneling FET Characteristics. IEEE Journal of the Electron Devices Society, 2015, 3, 447-451.	2.1	3
74	Impact of channel line-edge roughness on junctionless FinFET. , 2015, , .		3
75	Modeling of fringe current for semiconductor-extended organic TFTs. , 2016, , .		3
76	Gate-Controlled electron injection in tunneling contact IGZO TFTs. , 2017, , .		3
77	Circular electrodes to reduce the current variation of OTFTs with the drop-casted semiconducting layer. Solid-State Electronics, 2018, 144, 49-53.	1.4	3
78	Dynamic Time Evolutionary Aging Analysis for Device-Circuit Lifetime Estimation of Thin-Film Transistors. IEEE Electron Device Letters, 2019, 40, 1439-1442.	3.9	3
79	Robust Simulations of Nanoscale Phase Change Memory: Dynamics and Retention. Nanomaterials, 2021, 11, 2945.	4.1	3
80	Onâ€‘Chip Integrated High Gain Complementary MoS ₂ Inverter Circuit with Exceptional High Hole Current Pâ€‘Channel Fieldâ€‘Effect Transistors. Advanced Electronic Materials, 2022, 8, .	5.1	3
81	A unified carrier-based model for undoped symmetric double-gate and surrounding-gate MOSFETs. Semiconductor Science and Technology, 2007, 22, 1312-1316.	2.0	2
82	Improved Clonal Selection Algorithm based on Baldwinian Learning. , 2008, , .		2
83	A complete analytic surface potential-based core model for intrinsic nanowire surrounding-gate MOSFETs. Molecular Simulation, 2009, 35, 483-490.	2.0	2
84	An Analytical Terahertz Detection Theory for Silicon-Based Nanowire MOS Field Effect Transistor. Journal of Computational and Theoretical Nanoscience, 2009, 6, 2247-2254.	0.4	2
85	Study on Transport Characteristics of Silicon-Germanium Nanowire MOSFETs with Coreâ€‘Shell Structure. Journal of Computational and Theoretical Nanoscience, 2010, 7, 528-535.	0.4	2
86	An improved computationally efficient drain current model for double-gate MOSFETs. , 2010, , .		2
87	Modeling CNTFET Performance Variation Due to Spatial Distribution of Carbon Nanotubes. IEEE Transactions on Electron Devices, 2016, 63, 3776-3781.	3.0	2
88	Universal framework for temperature dependence prediction of the negative bias temperature instability based on microscope pictures. Japanese Journal of Applied Physics, 2016, 55, 044201.	1.5	2
89	Model of NBTI combined with mobility degradation. Journal of Semiconductors, 2018, 39, 124015.	3.7	2
90	Current Conduction Mechanisms in h-BN as a Dielectric Material. , 2018, , .		2

#	ARTICLE	IF	CITATIONS
91	On the Enhanced Miller Capacitance of Source-Gated Thin Film Transistors. IEEE Electron Device Letters, 2020, 41, 741-744.	3.9	2
92	Impacts of metal interlayer on Negative Capacitance Transistors. , 2021, , .		2
93	A Surface-Potential-Based Non-Charge-Sheet Core Model for Fully Depleted SOI MOSFET. , 2007, , .		1
94	Complicated Subthreshold Behavior of Undoped Cylindrical Surrounding-Gate MOSFETs. , 2007, , .		1
95	A Complete Surface Potential-Based Core Model for the Undoped Symmetric Double-Gate MOSFETs. , 2007, , .		1
96	A complete charge based compact model for silicon nanowire FETs including doping and advanced physical effects. , 2008, , .		1
97	Modeling nanoscale MOSFETs by a neural network approach. , 2008, , .		1
98	An analytic surface potential based non-charge-sheet poly-Si TFT model including substrate and film thickness effects. , 2008, , .		1
99	An analytic model for Ge/Si core/shell nanowire MOSFETs considering drift-diffusion and ballistic transport. , 2009, , .		1
100	One-dimensional continuous analytic potential solution to generic oxide-silicon-oxide system. Chinese Physics B, 2010, 19, 067304.	1.4	1
101	Silicon-Based Nanowire MOSFETs: From Process and Device Physics to Simulation and Modeling. , 0, , .		1
102	Simulation Study on a New Dual-Material Nanowire MOS Surrounding-Gate Transistor. Journal of Nanoscience and Nanotechnology, 2011, 11, 11006-11010.	0.9	1
103	Unified Scale Length for Four-Terminal Double-Gate MOSFETs. IEEE Transactions on Electron Devices, 2012, 59, 1997-1999.	3.0	1
104	A Nonlinear Poisson-Schrodinger Solver Under Cylindrical Coordinate for Quantum Effect in Nanowire MOSFET. Journal of Computational and Theoretical Nanoscience, 2013, 10, 73-77.	0.4	1
105	Bias stress induced threshold voltage instability in solution processed organic thin film transistor. , 2014, , .		1
106	An algorithm of training sample selection for integrated circuit device modeling based on artificial neural networks. , 2016, , .		1
107	A Study of the Gate-Stack Small-Signal Model and Determination of Interface Traps in GaN-Based MIS-HEMTs. IEEE Transactions on Electron Devices, 2021, 68, 1507-1512.	3.0	1
108	A Comparison Study of Velocity Saturation Models for Gate-all-around MOSFETs. , 2020, , .		1

#	ARTICLE	IF	CITATIONS
109	Strain Release Enabled Bandgap Scaling in Ge Nanowire and Tunnel FET Application. IEEE Transactions on Electron Devices, 2022, 69, 4725-4729.	3.0	1
110	Continuous Surface Potential versus Voltage Equation of Undoped Surrounding-Gate MOSFETs and Its Solution. , 2007, , .		0
111	Modeling of dynamic threshold voltage in high K gate stack and the application in FinFET reliability. , 2008, , .		0
112	Terahertz detection analysis of nanowire gated field effect transistor. , 2008, , .		0
113	Optimal Approximation of Linear Systems by an Improved Clonal Selection Algorithm. , 2008, , .		0
114	FinFET reliability study by forward gated-diode method. , 2008, , .		0
115	A charge-based compact model for arbitrary doped cylindrical surrounding-gate MOSFETs. , 2008, , .		0
116	Charge-based model enhancement for undoped surrounding-gate MOSFETs. Electronics Letters, 2009, 45, 569.	1.0	0
117	Numerical simulation study on electron mobility of independent DG MOSFETs. , 2009, , .		0
118	ULTRA-SOI: New generation of SOI CMOS model with physics based dynamic depletion characteristics. , 2009, , .		0
119	Extended Version of Carrier-Based Analytical Model to Account for the Doped Effect of Symmetric Double-Gate MOSFETs. Journal of Computational and Theoretical Nanoscience, 2010, 7, 627-633.	0.4	0
120	Impact of structure parameters and operation conditions on performance of nanoscale BioFET. , 2010, , .		0
121	A unified drain current model for nanoscale double-gate and surrounding-gate MOSFETs incorporating velocity saturation. , 2010, , .		0
122	Study on electron mobility in nanoscale DG MOSFETs with symmetric, asymmetric and independent operation modes. , 2010, , .		0
123	Simulation study on a new dual-material nanowire MOS surrounding-gate transistor. , 2010, , .		0
124	3-D Numerical Simulation Study on 20 nm NMOSFET Design. Journal of Computational and Theoretical Nanoscience, 2011, 8, 1498-1501.	0.4	0
125	Computation Efficient Yet Accurate Surface Potential Based Analytic Model for Symmetric DG MOSFETs to Predict Currentâ€“Voltage Characteristics. Journal of Computational and Theoretical Nanoscience, 2011, 8, 1548-1551.	0.4	0
126	A Unified Drain Current Model for Nanoscale Double-Gate and Surrounding-Gate MOSFETs Incorporating Velocity Saturation. Journal of Nanoscience and Nanotechnology, 2011, 11, 10480-10484.	0.9	0

#	ARTICLE	IF	CITATIONS
127	A Rigorous and Concise Surface Potential-Based Core Model for the Undoped Symmetric Double-Gate Metal-Oxide-Semiconductor Field Effect Transistors. Journal of Computational and Theoretical Nanoscience, 2011, 8, 1857-1862.	0.4	0
128	A Physics Based Yet Computation Efficient Core Model for Undoped Surrounding-Gate MOSFET Currentâ€“Voltage and Capacitanceâ€“Voltage Characteristics Prediction. Journal of Computational and Theoretical Nanoscience, 2011, 8, 1732-1738.	0.4	0
129	Building a user friendly infrastructure for compact model development in the nano-device era. , 2012, , .		0
130	Numerical Electron Mobility Model of Nanoscale Symmetric, Asymmetric and Independent Double-Gate MOSFETs. Journal of Computational and Theoretical Nanoscience, 2013, 10, 763-771.	0.4	0
131	Atomic disorder scattering in emerging transistors by parameter-free first principle modeling. , 2014, , .		0
132	Research progress on core-shell nanowire FETs. , 2014, , .		0
133	Compact modeling beyond device physics. , 2014, , .		0
134	A gate leakage model for double gate tunneling field-effect transistors. , 2014, , .		0
135	Standardizing the compact model developments for emerging transistors. , 2014, , .		0
136	Atomistic simulation of phase change memory during switching. , 2014, , .		0
137	Concurrent device/circuit aging for general reliability simulations. , 2016, , .		0
138	Compact Models of TFETs. , 2016, , 61-87.		0
139	Dynamic NBTI simulation coupling with self-heating effect in SOI MOSFETs. , 2016, , .		0
140	A universal approach for signal dependent circuit reliability simulation. , 2017, , .		0
141	Current Enhancement of Graphene-Inserted Tunneling Contact IGZO TFT. , 2018, , .		0
142	Compact Modeling of OLED for Co-simulations with TFTs. , 2018, , .		0
143	Engineering of Graphene-to-Semiconductor Contacts. , 2018, , .		0
144	Voltage Dependent Viscosity in Landau-Khalatnikov Theory for Switching Dynamics. , 2021, , .		0

#	ARTICLE	IF	CITATIONS
145	A Full-region Model for Ultra-Scaled MoS ₂ MOSFET Covering Direct Source-Drain Tunneling. , 2021, , .		0
146	Low Frequency Noise of the Tunneling Contact Thin-Film Transistors. , 2021, , .		0
147	Modeling FinFETs for CMOS Applications. Lecture Notes in Nanoscale Science and Technology, 2013, , 263-284.	0.8	0
148	Memory Modeling with Dynamic Time Evolution Method for Neuromorphic Circuit Simulations. , 2020, , .		0
149	A dual-gate IGZO Source-Gated transistor based on field modulation by TCAD simulation. , 2020, , .		0
150	A Simulation Study of Interface Traps Effects of Magnetic Sensitivity in Sectorial SD-MAGFET. , 2022, , .		0