Stefania Perri

List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/7833760/stefania-perri-publications-by-year.pdf

Version: 2024-04-19

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

88 856 16 23 g-index

95 1,119 2 4.48 ext. papers ext. citations avg, IF L-index

#	Paper	IF	Citations
88	Approximate Down-Sampling Strategy for Power-Constrained Intelligent Systems. <i>IEEE Access</i> , 2022 , 1-1	3.5	O
87	Robust and High-Performance Machine Vision System for Automatic Quality Inspection in Assembly Processes <i>Sensors</i> , 2022 , 22,	3.8	2
86	Aggressive Approximation of the SoftMax Function for Power-Efficient Hardware Implementations. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2021 , 1-1	3.5	1
85	Design of a real-time face detection architecture for heterogeneous systems-on-chips. <i>The Integration VLSI Journal</i> , 2020 , 74, 1-10	1.4	5
84	Approximate Multipliers With Dynamic Truncation for Energy Reduction via Graceful Quality Degradation. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2020 , 67, 3427-3431	3.5	5
83	Energy-Efficient Architecture for CNNs Inference on Heterogeneous FPGA. <i>Journal of Low Power Electronics and Applications</i> , 2020 , 10, 1	1.7	11
82	A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-on-Chip. <i>Electronics (Switzerland)</i> , 2020 , 9, 292	2.6	4
81	Parallel architecture of power-of-two multipliers for FPGAs. <i>IET Circuits, Devices and Systems</i> , 2020 , 14, 381-389	1.1	5
80	Learning Style Identification by CHAEA Junior Questionnaire and Artificial Neural Network Method: A Case Study. <i>Advances in Intelligent Systems and Computing</i> , 2020 , 326-336	0.4	
79	Reconfigurable Convolution Architecture for Heterogeneous Systems-on-Chip 2020,		4
78	Efficient Approximate Adders for FPGA-Based Data-Paths. <i>Electronics (Switzerland)</i> , 2020 , 9, 1529	2.6	6
77	Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip. <i>Journal of Imaging</i> , 2020 , 6,	3.1	1
76	Stereo vision architecture for heterogeneous systems-on-chip. <i>Journal of Real-Time Image Processing</i> , 2020 , 17, 393-415	1.9	5
75	An embedded machine vision system for an in-line quality check of assembly processes. <i>Procedia Manufacturing</i> , 2020 , 42, 211-218	1.5	12
74	Efficient Architecture for Integral Image Computation on Heterogeneous FPGAs 2019,		2
73	An Efficient Hardware-Oriented Single-Pass Approach for Connected Component Analysis. <i>Sensors</i> , 2019 , 19,	3.8	8
7 ²	Automatic Microstructural Classification with Convolutional Neural Network. <i>Advances in Intelligent Systems and Computing</i> , 2019 , 170-181	0.4	2

(2014-2019)

71	Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 964-968	2.6	10
70	Multimodal background subtraction for high-performance embedded systems. <i>Journal of Real-Time Image Processing</i> , 2019 , 16, 1407-1423	1.9	7
69	An Efficient Connected Component Labeling Architecture for Embedded Systems. <i>Journal of Low Power Electronics and Applications</i> , 2018 , 8, 7	1.7	13
68	Design of Real-Time FPGA-based Embedded System for Stereo Vision 2018 ,		8
67	2018,		2
66	Designing Fast Convolutional Engines for Deep Learning Applications 2018,		5
65	Design of efficient QCA multiplexers. <i>International Journal of Circuit Theory and Applications</i> , 2016 , 44, 602-615	2	12
64	A Microchip Integrated Sensor for the Monitoring of High Concentration Photo-voltaic Solar Modules. <i>Procedia Engineering</i> , 2016 , 168, 1601-1604		2
63	An efficient hardware-oriented stereo matching algorithm. <i>Microprocessors and Microsystems</i> , 2016 , 46, 21-33	2.4	9
62	Power supply noise in accurate delay model for the sub-threshold domain. <i>The Integration VLSI Journal</i> , 2015 , 50, 127-136	1.4	1
61	Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 3133-3137	2.6	10
60	Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 388-391	2.6	47
59	Exploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology 2015 ,		2
58	Embedded surveillance system using background subtraction and Raspberry Pi 2015,		6
57	. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014 , 61, 1456-1464	3.9	16
56	Area-Delay Efficient Binary Adders in QCA. <i>IEEE Transactions on Very Large Scale Integration (VLSI)</i> Systems, 2014 , 22, 1174-1179	2.6	43
55	Design of Efficient Binary Comparators in Quantum-Dot Cellular Automata. <i>IEEE Nanotechnology Magazine</i> , 2014 , 13, 192-202	2.6	31
54	A novel background subtraction method based on color invariants and grayscale levels 2014,		4

53	Design of high-speed low-power parallel-prefix adder trees in nanometer technologies. <i>International Journal of Circuit Theory and Applications</i> , 2014 , 42, 731-743	2	4
52	Analyzing noise robustness of wide fan-in dynamic logic gates under process variations. <i>International Journal of Circuit Theory and Applications</i> , 2014 , 42, 452-467	2	2
51	Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates. <i>International Journal of Circuit Theory and Applications</i> , 2014 , 42, 65-70	2	32
50	Adaptive Census Transform: A novel hardware-oriented stereovision algorithm. <i>Computer Vision and Image Understanding</i> , 2013 , 117, 29-41	4.3	30
49	Low-cost FPGA stereo vision system for real time disparity maps calculation. <i>Microprocessors and Microsystems</i> , 2012 , 36, 281-288	2.4	18
48	Analytical Delay Model Considering Variability Effects in Subthreshold Domain. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2012 , 59, 168-172	3.5	25
47	Energy-efficient single-clock-cycle binary comparator. <i>International Journal of Circuit Theory and Applications</i> , 2012 , 40, 237-246	2	9
46	Low-Power Level Shifter for Multi-Supply Voltage Designs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2012 , 59, 922-926	3.5	54
45	New Methodology for the Design of Efficient Binary Addition Circuits in QCA. <i>IEEE Nanotechnology Magazine</i> , 2012 , 11, 1192-1200	2.6	32
44	Comparative analysis of yield optimized pulsed flip-flops. <i>Microelectronics Reliability</i> , 2012 , 52, 1679-16	58 9 .2	20
43	Design of Energy Aware Adder Circuits Considering Random Intra-Die Process Variations. <i>Journal of Low Power Electronics and Applications</i> , 2011 , 1, 97-108	1.7	7
42	Efficient memory architecture for image processing. <i>International Journal of Circuit Theory and Applications</i> , 2011 , 39, 351-356	2	9
41	Fast-squarer circuits using 3-bit-scan without overlapping bits. <i>International Journal of Circuit Theory and Applications</i> , 2011 , 39, 1037-1047	2	
40	Impact of Process Variations on Pulsed Flip-Flops: Yield Improving Circuit-Level Techniques and Comparative Analysis. <i>Lecture Notes in Computer Science</i> , 2011 , 180-189	0.9	5
39	A self-hosting configuration management system to mitigate the impact of Radiation-Induced Multi-Bit Upsets in SRAM-based FPGAs 2010 ,		9
38	A new low-power high-speed single-clock-cycle binary comparator 2010 ,		7
37	A fast carry chain adder for Virtex-5 FPGAs 2010 ,		12
36	Impact of Process Variations on Flip-Flops Energy and Timing Characteristics 2010,		13

Efficient absolute difference circuits in Virtex-5 FPGAs 2010, 35 4 An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space 0.9 34 4 and Avionics Applications. Lecture Notes in Computer Science, 2009, 74-84 Low-power split-path data-driven dynamic logic. IET Circuits, Devices and Systems, 2009, 3, 303-312 1.1 12 33 Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath 7 2009, Designing High-Speed Adders in Power-Constrained Environments. IEEE Transactions on Circuits and 31 3.5 17 Systems II: Express Briefs, 2009, 56, 172-176 Design and Evaluation of an Energy-Delay-Area Efficient Datapath for Coarse-Grain Reconfigurable 6 30 1.2 Computing Systems. Journal of Low Power Electronics, 2009, 5, 326-338 A New Dynamic Logic Circuit Design for an Effective Trade-Off between Noise-Immunity, 29 0.9 2 Performance and Energy Dissipation. Lecture Notes in Computer Science, 2009, 277-286 Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing. 28 0.9 Lecture Notes in Computer Science, 2009, 297-306 High-performance noise-tolerant circuit techniques for CMOS dynamic logic. IET Circuits, Devices 16 27 1.1 and Systems, 2008, 2, 537 26 A high flexible Early-Late Gate bit synchronizer in FPGA-based software defined radios 2008, 9 Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator. IEEE Transactions on 25 3.5 20 Circuits and Systems II: Express Briefs, 2008, 55, 1239-1243 A matrix product accelerator for field programmable systems on chip. Microprocessors and 24 2.4 7 Microsystems, 2008, 32, 53-67 A programmable carrier phase independent symbol timing recovery circuit for QPSK/OQPSK 6 23 2.4 signals. Microprocessors and Microsystems, 2008, 32, 437-446 VLSI implementations of efficient isotropic flexible 2D convolvers. IET Circuits, Devices and Systems, 22 1.1 6 2007, 1, 263 Parallel Multipliers using 3-Bit-Scan without Overlapping Bits 2007, 21 1 2007, 2 A New Reconfigurable Coarse-Grain Architecture for Multimedia Applications 2007, 19 14 MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing 2007 18 11 , 159-168

17	SIMD MULTIPLIERS FOR ACCELERATING EMBEDDED PROCESSORS IN FPGAs. <i>Journal of Circuits, Systems and Computers</i> , 2006 , 15, 537-550	0.9	1
16	SAD-Based Stereo Matching Circuit for FPGAs 2006 ,		16
15	An Efficient Bit-Detection and Timing Recovery Circuit for FPGAs 2006,		5
14	Techniques for Leakage Energy Reduction in Deep Submicrometer Cache Memories. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 1238-1249	2.6	17
13	Microprocessor-based FPGA implementation of SPIHT image compression subsystems. Microprocessors and Microsystems, 2005 , 29, 299-305	2.4	10
12	A high-performance fully reconfigurable FPGA-based 2D convolution processor. <i>Microprocessors and Microsystems</i> , 2005 , 29, 381-391	2.4	28
11	EFFICIENT RECONFIGURABLE MANCHESTER ADDERS FOR LOW-POWER MEDIA PROCESSING. Journal of Circuits, Systems and Computers, 2005 , 14, 57-63	0.9	
10	Variable precision arithmetic circuits for FPGA-based multimedia processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2004 , 12, 995-999	2.6	9
9	A high-speed energy-efficient 64-bit reconfigurable binary adder. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2003 , 11, 939-943	2.6	10
8	An efficient self-timed adder realized using conventional CMOS standard cells. <i>International Journal of Electronics</i> , 2003 , 90, 413-422	1.2	
7	64-bit reconfigurable adder for low power media processing. <i>Electronics Letters</i> , 2002 , 38, 397	1.1	10
6	VLSI circuits for low-power high-speed asynchronous addition. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2002 , 10, 608-613	2.6	4
5	High performance mixed-logic asynchronous datapaths with overlapped execution circuits. <i>International Journal of Electronics</i> , 2000 , 87, 1193-1208	1.2	2
4	Area-time-power tradeoff in cellular arrays VLSI implementations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2000 , 8, 614-624	2.6	2
3	VLSI Implementation of a Low-Power High-Speed Self-Timed Adder. <i>Lecture Notes in Computer Science</i> , 2000 , 195-204	0.9	2
2	Hybrid carry-select statistical carry look-ahead adder. <i>Electronics Letters</i> , 1999 , 35, 549	1.1	2
1	A new high performance circuit for statistical carry lookahead addition. <i>International Journal of Electronics</i> , 1999 , 86, 713-722	1.2	4