Stefania Perri

List of Publications by Citations

Source: https://exaly.com/author-pdf/7833760/stefania-perri-publications-by-citations.pdf

Version: 2024-04-19

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

88 856 16 23 g-index

95 1,119 2 4.48 ext. papers ext. citations avg, IF L-index

#	Paper	IF	Citations
88	Low-Power Level Shifter for Multi-Supply Voltage Designs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2012 , 59, 922-926	3.5	54
87	Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 388-391	2.6	47
86	Area-Delay Efficient Binary Adders in QCA. <i>IEEE Transactions on Very Large Scale Integration (VLSI)</i> Systems, 2014 , 22, 1174-1179	2.6	43
85	Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates. <i>International Journal of Circuit Theory and Applications</i> , 2014 , 42, 65-70	2	32
84	New Methodology for the Design of Efficient Binary Addition Circuits in QCA. <i>IEEE Nanotechnology Magazine</i> , 2012 , 11, 1192-1200	2.6	32
83	Design of Efficient Binary Comparators in Quantum-Dot Cellular Automata. <i>IEEE Nanotechnology Magazine</i> , 2014 , 13, 192-202	2.6	31
82	Adaptive Census Transform: A novel hardware-oriented stereovision algorithm. <i>Computer Vision and Image Understanding</i> , 2013 , 117, 29-41	4.3	30
81	A high-performance fully reconfigurable FPGA-based 2D convolution processor. <i>Microprocessors and Microsystems</i> , 2005 , 29, 381-391	2.4	28
80	Analytical Delay Model Considering Variability Effects in Subthreshold Domain. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2012 , 59, 168-172	3.5	25
79	Comparative analysis of yield optimized pulsed flip-flops. <i>Microelectronics Reliability</i> , 2012 , 52, 1679-10	58 9 .2	20
78	Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2008 , 55, 1239-1243	3.5	20
77	Low-cost FPGA stereo vision system for real time disparity maps calculation. <i>Microprocessors and Microsystems</i> , 2012 , 36, 281-288	2.4	18
76	Designing High-Speed Adders in Power-Constrained Environments. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2009 , 56, 172-176	3.5	17
75	Techniques for Leakage Energy Reduction in Deep Submicrometer Cache Memories. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 1238-1249	2.6	17
74	. IEEE Transactions on Circuits and Systems I: Regular Papers, 2014 , 61, 1456-1464	3.9	16
73	High-performance noise-tolerant circuit techniques for CMOS dynamic logic. <i>IET Circuits, Devices and Systems</i> , 2008 , 2, 537	1.1	16
72	SAD-Based Stereo Matching Circuit for FPGAs 2006 ,		16

71	A New Reconfigurable Coarse-Grain Architecture for Multimedia Applications 2007,		14
70	An Efficient Connected Component Labeling Architecture for Embedded Systems. <i>Journal of Low Power Electronics and Applications</i> , 2018 , 8, 7	1.7	13
69	Impact of Process Variations on Flip-Flops Energy and Timing Characteristics 2010,		13
68	Design of efficient QCA multiplexers. <i>International Journal of Circuit Theory and Applications</i> , 2016 , 44, 602-615	2	12
67	A fast carry chain adder for Virtex-5 FPGAs 2010 ,		12
66	Low-power split-path data-driven dynamic logic. IET Circuits, Devices and Systems, 2009, 3, 303-312	1.1	12
65	An embedded machine vision system for an in-line quality check of assembly processes. <i>Procedia Manufacturing</i> , 2020 , 42, 211-218	1.5	12
64	Energy-Efficient Architecture for CNNs Inference on Heterogeneous FPGA. <i>Journal of Low Power Electronics and Applications</i> , 2020 , 10, 1	1.7	11
63	MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing 2007 , 159-168		11
62	Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 3133-3137	2.6	10
61	A high-speed energy-efficient 64-bit reconfigurable binary adder. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2003 , 11, 939-943	2.6	10
60	Microprocessor-based FPGA implementation of SPIHT image compression subsystems. <i>Microprocessors and Microsystems</i> , 2005 , 29, 299-305	2.4	10
59	64-bit reconfigurable adder for low power media processing. <i>Electronics Letters</i> , 2002 , 38, 397	1.1	10
58	Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 964-968	2.6	10
57	Energy-efficient single-clock-cycle binary comparator. <i>International Journal of Circuit Theory and Applications</i> , 2012 , 40, 237-246	2	9
56	Efficient memory architecture for image processing. <i>International Journal of Circuit Theory and Applications</i> , 2011 , 39, 351-356	2	9
55	A self-hosting configuration management system to mitigate the impact of Radiation-Induced Multi-Bit Upsets in SRAM-based FPGAs 2010 ,		9
54	A high flexible Early-Late Gate bit synchronizer in FPGA-based software defined radios 2008 ,		9

53	Variable precision arithmetic circuits for FPGA-based multimedia processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2004 , 12, 995-999	2.6	9
52	An efficient hardware-oriented stereo matching algorithm. <i>Microprocessors and Microsystems</i> , 2016 , 46, 21-33	2.4	9
51	Design of Real-Time FPGA-based Embedded System for Stereo Vision 2018,		8
50	An Efficient Hardware-Oriented Single-Pass Approach for Connected Component Analysis. <i>Sensors</i> , 2019 , 19,	3.8	8
49	Design of Energy Aware Adder Circuits Considering Random Intra-Die Process Variations. <i>Journal of Low Power Electronics and Applications</i> , 2011 , 1, 97-108	1.7	7
48	A new low-power high-speed single-clock-cycle binary comparator 2010 ,		7
47	Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath 2009 ,		7
46	A matrix product accelerator for field programmable systems on chip. <i>Microprocessors and Microsystems</i> , 2008 , 32, 53-67	2.4	7
45	Multimodal background subtraction for high-performance embedded systems. <i>Journal of Real-Time Image Processing</i> , 2019 , 16, 1407-1423	1.9	7
44	Embedded surveillance system using background subtraction and Raspberry Pi 2015,		6
43	VLSI implementations of efficient isotropic flexible 2D convolvers. <i>IET Circuits, Devices and Systems</i> , 2007 , 1, 263	1.1	6
42	A programmable carrier phase independent symbol timing recovery circuit for QPSK/OQPSK signals. <i>Microprocessors and Microsystems</i> , 2008 , 32, 437-446	2.4	6
41	Design and Evaluation of an Energy-Delay-Area Efficient Datapath for Coarse-Grain Reconfigurable Computing Systems. <i>Journal of Low Power Electronics</i> , 2009 , 5, 326-338	1.2	6
40	Efficient Approximate Adders for FPGA-Based Data-Paths. <i>Electronics (Switzerland)</i> , 2020 , 9, 1529	2.6	6
39	Design of a real-time face detection architecture for heterogeneous systems-on-chips. <i>The Integration VLSI Journal</i> , 2020 , 74, 1-10	1.4	5
38	Approximate Multipliers With Dynamic Truncation for Energy Reduction via Graceful Quality Degradation. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2020 , 67, 3427-3431	3.5	5
37	Parallel architecture of power-of-two multipliers for FPGAs. <i>IET Circuits, Devices and Systems</i> , 2020 , 14, 381-389	1.1	5
36	Impact of Process Variations on Pulsed Flip-Flops: Yield Improving Circuit-Level Techniques and Comparative Analysis. <i>Lecture Notes in Computer Science</i> , 2011 , 180-189	0.9	5

35	An Efficient Bit-Detection and Timing Recovery Circuit for FPGAs 2006,		5
34	Stereo vision architecture for heterogeneous systems-on-chip. <i>Journal of Real-Time Image Processing</i> , 2020 , 17, 393-415	1.9	5
33	Designing Fast Convolutional Engines for Deep Learning Applications 2018,		5
32	A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-on-Chip. <i>Electronics (Switzerland)</i> , 2020 , 9, 292	2.6	4
31	A novel background subtraction method based on color invariants and grayscale levels 2014,		4
30	Design of high-speed low-power parallel-prefix adder trees in nanometer technologies. <i>International Journal of Circuit Theory and Applications</i> , 2014 , 42, 731-743	2	4
29	Efficient absolute difference circuits in Virtex-5 FPGAs 2010 ,		4
28	An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications. <i>Lecture Notes in Computer Science</i> , 2009 , 74-84	0.9	4
27	VLSI circuits for low-power high-speed asynchronous addition. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2002 , 10, 608-613	2.6	4
26	A new high performance circuit for statistical carry lookahead addition. <i>International Journal of Electronics</i> , 1999 , 86, 713-722	1.2	4
25	Reconfigurable Convolution Architecture for Heterogeneous Systems-on-Chip 2020,		4
24	Efficient Architecture for Integral Image Computation on Heterogeneous FPGAs 2019,		2
23	Exploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology 2015 ,		2
22	Analyzing noise robustness of wide fan-in dynamic logic gates under process variations. <i>International Journal of Circuit Theory and Applications</i> , 2014 , 42, 452-467	2	2
21	2007,		2
20	High performance mixed-logic asynchronous datapaths with overlapped execution circuits. <i>International Journal of Electronics</i> , 2000 , 87, 1193-1208	1.2	2
19	Area-time-power tradeoff in cellular arrays VLSI implementations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2000 , 8, 614-624	2.6	2
18	Hybrid carry-select statistical carry look-ahead adder. <i>Electronics Letters</i> , 1999 , 35, 549	1.1	2

17	A New Dynamic Logic Circuit Design for an Effective Trade-Off between Noise-Immunity, Performance and Energy Dissipation. <i>Lecture Notes in Computer Science</i> , 2009 , 277-286	0.9	2
16	A Microchip Integrated Sensor for the Monitoring of High Concentration Photo-voltaic Solar Modules. <i>Procedia Engineering</i> , 2016 , 168, 1601-1604		2
15	Automatic Microstructural Classification with Convolutional Neural Network. <i>Advances in Intelligent Systems and Computing</i> , 2019 , 170-181	0.4	2
14	2018,		2
13	VLSI Implementation of a Low-Power High-Speed Self-Timed Adder. <i>Lecture Notes in Computer Science</i> , 2000 , 195-204	0.9	2
12	Robust and High-Performance Machine Vision System for Automatic Quality Inspection in Assembly Processes <i>Sensors</i> , 2022 , 22,	3.8	2
11	Power supply noise in accurate delay model for the sub-threshold domain. <i>The Integration VLSI Journal</i> , 2015 , 50, 127-136	1.4	1
10	SIMD MULTIPLIERS FOR ACCELERATING EMBEDDED PROCESSORS IN FPGAs. <i>Journal of Circuits, Systems and Computers</i> , 2006 , 15, 537-550	0.9	1
9	Parallel Multipliers using 3-Bit-Scan without Overlapping Bits 2007,		1
8	Aggressive Approximation of the SoftMax Function for Power-Efficient Hardware Implementations. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2021 , 1-1	3.5	1
7	Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip. <i>Journal of Imaging</i> , 2020 , 6,	3.1	1
6	Approximate Down-Sampling Strategy for Power-Constrained Intelligent Systems. <i>IEEE Access</i> , 2022 , 1-1	3.5	O
5	Fast-squarer circuits using 3-bit-scan without overlapping bits. <i>International Journal of Circuit Theory and Applications</i> , 2011 , 39, 1037-1047	2	
4	An efficient self-timed adder realized using conventional CMOS standard cells. <i>International Journal of Electronics</i> , 2003 , 90, 413-422	1.2	
3	EFFICIENT RECONFIGURABLE MANCHESTER ADDERS FOR LOW-POWER MEDIA PROCESSING. Journal of Circuits, Systems and Computers, 2005 , 14, 57-63	0.9	
2	Learning Style Identification by CHAEA Junior Questionnaire and Artificial Neural Network Method: A Case Study. <i>Advances in Intelligent Systems and Computing</i> , 2020 , 326-336	0.4	
1	Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing. Lecture Notes in Computer Science, 2009 , 297-306	0.9	