

Mihai Teodor Lazarescu

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/7604676/publications.pdf>

Version: 2024-02-01

48
papers

961
citations

840119

11
h-index

580395

25
g-index

53
all docs

53
docs citations

53
times ranked

1088
citing authors

#	ARTICLE	IF	CITATIONS
1	Fast Energy-Optimal Multikernel DNN-Like Application Allocation on Multi-FPGA Platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41, 1186-1190.	1.9	0
2	Drift Rejection Differential Frontend for Single Plate Capacitive Sensors. IEEE Sensors Journal, 2022, 22, 16141-16149.	2.4	1
3	CNN-on-AWS: Efficient Allocation of Multikernel Applications on Multi-FPGA Platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 301-314.	1.9	11
4	Asynchronous Resilient Wireless Sensor Network for Train Integrity Monitoring. IEEE Internet of Things Journal, 2021, 8, 3939-3954.	5.5	25
5	High-Level Annotation of Routing Congestion for Xilinx Vivado HLS Designs. IEEE Access, 2021, 9, 54286-54297.	2.6	5
6	Neural Networks for Indoor Person Tracking With Infrared Sensors. , 2021, 5, 1-4.		11
7	Performance and energy-efficient implementation of a smart city application on FPGAs. Journal of Real-Time Image Processing, 2020, 17, 729-743.	2.2	8
8	Neural Networks for Indoor Human Activity Reconstructions. IEEE Sensors Journal, 2020, 20, 13571-13584.	2.4	11
9	Comparative node selection-based localization technique for wireless sensor networks: A bilateration approach. International Journal of Communication Systems, 2020, 33, e4559.	1.6	4
10	Real-Time Sensor Networks and Systems for the Industrial IoT: What Next?. Sensors, 2020, 20, 5023.	2.1	7
11	Power-Optimal Mapping of CNN Applications to Cloud-Based Multi-FPGA Platforms. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 3073-3077.	2.2	8
12	Very Low Power Neural Network FPGA Accelerators for Tag-Less Remote Person Identification Using Capacitive Sensors. IEEE Access, 2019, 7, 102217-102231.	2.6	14
13	Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms. , 2019, , .		11
14	Neural network-based indoor tag-less localization using capacitive sensors. , 2019, , .		2
15	Capacitive Sensor for Tagless Remote Human Identification Using Body Frequency Absorption Signatures. IEEE Transactions on Instrumentation and Measurement, 2018, 67, 789-797.	2.4	10
16	Real-Time Embedded Systems: Present and Future. Electronics (Switzerland), 2018, 7, 205.	1.8	19
17	A contactless sensor for human body identification using RF absorption signatures. , 2017, , .		10
18	Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis. IEEE Access, 2017, 5, 18953-18974.	2.6	7

#	ARTICLE	IF	CITATIONS
19	Long range, high sensitivity, low noise capacitive sensor for tagless indoor human localization. , 2017, , .		6
20	Performance of Machine Learning Classifiers for Indoor Person Localization With Capacitive Sensors. IEEE Access, 2017, 5, 12913-12926.	2.6	28
21	High-Level Synthesis for Semi-Global Matching: Is the Juice Worth the Squeeze?. IEEE Access, 2017, 5, 8419-8432.	2.6	11
22	Wireless Sensor Networks for the Internet of Things: Barriers and Synergies. , 2017, , 155-186.		16
23	High sensitivity, low noise front-end for long range capacitive sensors for tagless indoor human localization. , 2017, , .		5
24	Integrated Toolset for WSN Application Planning, Development, Commissioning and Maintenance: The WSN-DPCM ARTEMIS-JU Project. Sensors, 2016, 16, 804.	2.1	5
25	A Tagless Indoor Localization System Based on Capacitive Sensing Technology. Sensors, 2016, 16, 1448.	2.1	26
26	Design and Field Test of a WSN Platform Prototype for Long-Term Environmental Monitoring. Sensors, 2015, 15, 9481-9518.	2.1	43
27	Interactive Trace-Based Analysis Toolset for Manual Parallelization of C Programs. Transactions on Embedded Computing Systems, 2015, 14, 1-20.	2.1	3
28	Virtual Platform-Based Design Space Exploration of Power-Efficient Distributed Embedded Applications. Transactions on Embedded Computing Systems, 2015, 14, 1-25.	2.1	14
29	High-Level Internet of Things Applications Development Using Wireless Sensor Networks. Smart Sensors, Measurement and Instrumentation, 2014, , 75-109.	0.4	16
30	Energy-aware parallelization flow and toolset for C code. , 2014, , .		1
31	Internet of Things Low-Cost Long-Term Environmental Monitoring with Reusable Wireless Sensor Network Platform. Smart Sensors, Measurement and Instrumentation, 2014, , 169-196.	0.4	6
32	Improving the design flow for parallel and heterogeneous architectures running real-time applications: The PHARAON FP7 project. Microprocessors and Microsystems, 2014, 38, 960-975.	1.8	3
33	HEAP: A Highly Efficient Adaptive multi-Processor framework. Microprocessors and Microsystems, 2013, 37, 1050-1062.	1.8	5
34	Design of a WSN Platform for Long-Term Environmental Monitoring for IoT Applications. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2013, 3, 45-54.	2.7	468
35	EU FP7-288307 Pharaon Project: Parallel and Heterogeneous Architecture for Real-Time Applications. , 2013, , .		0
36	Network-aware design-space exploration of a power-efficient embedded application. , 2012, , .		3

#	ARTICLE	IF	CITATIONS
37	SystemC Model Generation for Realistic Simulation of Networked Embedded Systems. , 2012, , .		2
38	Dynamic Trace-Based Data Dependency Analysis for Parallelization of C Programs. , 2012, , .		10
39	HEAP: A Highly Efficient Adaptive Multi-processor Framework. , 2012, , .		3
40	FASTCUDA: Open Source FPGA Accelerator &&& Hardware-Software Codesign Toolset for CUDA Kernels. , 2012, , .		4
41	Energy optimization at the MAC layer for a forest fire monitoring wireless sensor network. , 2010, , .		0
42	Minteos Mesh Protocol and SystemC Simulator. , 2010, , .		0
43	A symbolic approach for the combined solution of scheduling and allocation. , 2002, , .		4
44	Software performance estimation strategies in a system-level design tool. , 2000, , .		67
45	Design issues of a standard cell BiCMOS carrier transceiver on low voltage power lines. , 0, , .		0
46	Algorithm validation and hardware design interactive approach. , 0, , .		0
47	Compilation-based software performance estimation for system level design. , 0, , .		21
48	A compilation-based software estimation scheme for hardware/software co-simulation. , 0, , .		21