

# Chenming Hu

## List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/7581514/publications.pdf>

Version: 2024-02-01

393  
papers

20,672  
citations

18436

62  
h-index

16605

123  
g-index

397  
all docs

397  
docs citations

397  
times ranked

10733  
citing authors

#	ARTICLE	IF	CITATIONS
1	Robust Compact Model of High-Voltage MOSFETs' Drift Region. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, 42, 337-340.	1.9	8
2	A Compact Model of Antiferroelectric Capacitor. IEEE Electron Device Letters, 2022, 43, 316-318.	2.2	3
3	A Compact Model of Metal-Ferroelectric-Insulator Semiconductor Tunnel Junction. IEEE Transactions on Electron Devices, 2022, 69, 414-418.	1.6	6
4	Enhancement of Ferroelectricity in 5 nm Metal-Ferroelectric-Insulator Technologies by Using a Strained TiN Electrode. Nanomaterials, 2022, 12, 468.	1.9	2
5	Engineering Hf <sub>0.5</sub> Zr <sub>0.5</sub> O <sub>2</sub> Ferroelectric/Anti-Ferroelectric Phases With Oxygen Vacancy and Interface Energy Achieving High Remanent Polarization and Dielectric Constants. IEEE Electron Device Letters, 2022, 43, 553-556.	2.2	19
6	Fast Read-After-Write and Depolarization Fields in High Endurance n-Type Ferroelectric FETs. IEEE Electron Device Letters, 2022, 43, 717-720.	2.2	23
7	Ultrathin ferroic HfO <sub>2</sub> -ZrO <sub>2</sub> superlattice gate stack for advanced transistors. Nature, 2022, 604, 65-71.	13.7	108
8	Deep-Learning-Assisted Physics-Driven MOSFET Current-Voltage Modeling. IEEE Electron Device Letters, 2022, 43, 974-977.	2.2	32
9	van der Waals epitaxy of 2D h-AlN on TMDs by atomic layer deposition at 250°C. Applied Physics Letters, 2022, 120, .	1.5	13
10	A Compact Model of Nanoscale Ferroelectric Capacitor. IEEE Transactions on Electron Devices, 2022, 69, 4761-4764.	1.6	1
11	A Compact Model of Ferroelectric Field-Effect Transistor. IEEE Electron Device Letters, 2022, 43, 1363-1366.	2.2	5
12	Deep Learning-Based BSIM-CMG Parameter Extraction for 10-nm FinFET. IEEE Transactions on Electron Devices, 2022, 69, 4765-4768.	1.6	17
13	Electric Field-Induced Permittivity Enhancement in Negative-Capacitance FET. IEEE Transactions on Electron Devices, 2021, 68, 1346-1351.	1.6	10
14	Energy Storage and Reuse in Negative Capacitance. IEEE Transactions on Electron Devices, 2021, 68, 1861-1865.	1.6	2
15	Compact Modeling of Temperature Effects in FDSOI and FinFET Devices Down to Cryogenic Temperatures. IEEE Transactions on Electron Devices, 2021, 68, 4223-4230.	1.6	38
16	S-Curve Engineering for ON-State Performance Using Anti-Ferroelectric/Ferroelectric Stack Negative-Capacitance FinFET. IEEE Transactions on Electron Devices, 2021, 68, 4787-4792.	1.6	4
17	Single-Crystal Islands (SCI) for Monolithic 3-D and Back-End-of-Line FinFET Circuits. IEEE Transactions on Electron Devices, 2021, 68, 5257-5262.	1.6	4
18	A Compact Model of Polycrystalline Ferroelectric Capacitor. IEEE Transactions on Electron Devices, 2021, 68, 5311-5314.	1.6	15

#	ARTICLE	IF	CITATIONS
19	Ferroelectric HfO <sub>2</sub> Memory Transistors With High- $\hat{\rho}$ Interfacial Layer and Write Endurance Exceeding 10 <sup>10</sup> Cycles. IEEE Electron Device Letters, 2021, 42, 994-997.	2.2	117
20	Near Threshold Capacitance Matching in a Negative Capacitance FET With 1 nm Effective Oxide Thickness Gate Stack. IEEE Electron Device Letters, 2020, 41, 179-182.	2.2	30
21	BSIM Compact Model of Quantum Confinement in Advanced Nanosheet FETs. IEEE Transactions on Electron Devices, 2020, 67, 730-737.	1.6	38
22	Experimental Demonstration of a Ferroelectric HfO <sub>2</sub> -Based Content Addressable Memory Cell. IEEE Electron Device Letters, 2020, 41, 240-243.	2.2	45
23	Highly Scaled, High Endurance, $\hat{\rho}$ -Gate, Nanowire Ferroelectric FET Memory Transistors. IEEE Electron Device Letters, 2020, 41, 1637-1640.	2.2	39
24	Reliability of Ferroelectric HfO <sub>2</sub> -based Memories: From MOS Capacitor to FeFET. , 2020, , .		6
25	Modeling of Current Mismatch and 1/ $\hat{f}$ Noise for Halo-Implanted Drain-Extended MOSFETs. IEEE Transactions on Electron Devices, 2020, 67, 4794-4801.	1.6	4
26	Design Optimization Techniques in Nanosheet Transistor for RF Applications. IEEE Transactions on Electron Devices, 2020, 67, 4515-4520.	1.6	26
27	Analysis and Modeling of Polarization Gradient Effect on Negative Capacitance FET. IEEE Transactions on Electron Devices, 2020, 67, 4521-4525.	1.6	13
28	Gate-All-Around FET Design Rule for Suppression of Excess Non-Linearity. IEEE Electron Device Letters, 2020, 41, 1750-1753.	2.2	4
29	Improved TDDDB Reliability and Interface States in 5-nm Hf <sub>0.5</sub> Zr <sub>0.5</sub> O <sub>2</sub> Ferroelectric Technologies Using NH <sub>3</sub> Plasma and Microwave Annealing. IEEE Transactions on Electron Devices, 2020, 67, 1581-1585.	1.6	32
30	A New 8T Hybrid Nonvolatile SRAM With Ferroelectric FET. IEEE Journal of the Electron Devices Society, 2020, 8, 171-175.	1.2	19
31	Compact Model for Geometry Dependent Mobility in Nanosheet FETs. IEEE Electron Device Letters, 2020, 41, 313-316.	2.2	22
32	Optimization of Negative-Capacitance Vertical-Tunnel FET (NCVT-FET). IEEE Transactions on Electron Devices, 2020, 67, 2593-2599.	1.6	53
33	Enhanced ferroelectricity in ultrathin films grown directly on silicon. Nature, 2020, 580, 478-482.	13.7	486
34	Accurate and Computationally Efficient Modeling of Nonquasi Static Effects in MOSFETs for Millimeter-Wave Applications. IEEE Transactions on Electron Devices, 2019, 66, 44-51.	1.6	13
35	Anomalously Beneficial Gate-Length Scaling Trend of Negative Capacitance Transistors. IEEE Electron Device Letters, 2019, 40, 1860-1863.	2.2	16
36	Challenges to Partial Switching of Hf <sub>0.8</sub> Zr <sub>0.2</sub> O <sub>2</sub> Gated Ferroelectric FET for Multilevel/Analog or Low-Voltage Memory Operation. IEEE Electron Device Letters, 2019, 40, 1423-1426.	2.2	27

#	ARTICLE	IF	CITATIONS
37	Ferroelectric Si-doped HfO <sub>2</sub> Capacitors for Next-Generation Memories. , 2019, , .		1
38	Effects of Annealing on Ferroelectric Hafnium-Zirconium Oxide-Based Transistor Technology. IEEE Electron Device Letters, 2019, 40, 467-470.	2.2	25
39	Improved Modeling of Bulk Charge Effect for BSIM-BULK Model. IEEE Transactions on Electron Devices, 2019, 66, 2850-2853.	1.6	8
40	Characterization and Modeling of Flicker Noise in FinFETs at Advanced Technology Node. IEEE Electron Device Letters, 2019, 40, 985-988.	2.2	28
41	Spacer Engineering in Negative Capacitance FinFETs. IEEE Electron Device Letters, 2019, 40, 1009-1012.	2.2	36
42	Negative Capacitance FET With 1.8-nm-Thick Zr-Doped HfO <sub>2</sub> Oxide. IEEE Electron Device Letters, 2019, 40, 993-996.	2.2	106
43	Optimization of NCFET by Matching Dielectric and Ferroelectric Nonuniformly Along the Channel. IEEE Electron Device Letters, 2019, 40, 822-825.	2.2	16
44	Evaluation of NC-FinFET Based Subsystem-Level Logic Circuits. IEEE Transactions on Electron Devices, 2019, 66, 2004-2009.	1.6	28
45	Analysis and Modeling of Inner Fringing Field Effect on Negative Capacitance FinFETs. IEEE Transactions on Electron Devices, 2019, 66, 2023-2027.	1.6	37
46	Monolithic 3D BEOL FinFET switch arrays using location-controlled-grain technique in voltage regulator with better FOM than 2D regulators. , 2019, , .		16
47	Proposal for Capacitance Matching in Negative Capacitance Field-Effect Transistors. IEEE Electron Device Letters, 2019, 40, 463-466.	2.2	66
48	Spatially resolved steady-state negative capacitance. Nature, 2019, 565, 468-471.	13.7	245
49	Compact Modeling of Cross-Sectional Scaling in Gate-All-Around FETs: 3-D to 1-D Transition. IEEE Transactions on Electron Devices, 2018, 65, 1094-1100.	1.6	18
50	Designing 0.5 V 5-nm HP and 0.23 V 5-nm LP NC-FinFETs With Improved $\{I\}_{\text{OFF}}$ Sensitivity in Presence of Parasitic Capacitance. IEEE Transactions on Electron Devices, 2018, 65, 1211-1216.	1.6	31
51	Engineering Negative Differential Resistance in NCFETs for Analog Applications. IEEE Transactions on Electron Devices, 2018, 65, 2033-2039.	1.6	79
52	Improved Subthreshold Swing and Short Channel Effect in FDSOI n-Channel Negative Capacitance Field Effect Transistors. IEEE Electron Device Letters, 2018, 39, 300-303.	2.2	128
53	A Nitrided Interfacial Oxide for Interface State Improvement in Hafnium Zirconium Oxide-Based Ferroelectric Transistor Technology. IEEE Electron Device Letters, 2018, 39, 95-98.	2.2	24
54	Evaluation of NC-FinFET Based Subsystem-Level Logic Circuits Using SPICE Simulation. , 2018, , .		3

#	ARTICLE	IF	CITATIONS
55	Location-controlled-grain Technique for Monolithic 3D BEOL FinFET Circuits. , 2018, , .		16
56	Negative-Capacitance FinFET Inverter, Ring Oscillator, SRAM Cell, and Ft. , 2018, , .		19
57	Response Speed of Negative Capacitance FinFETs. , 2018, , .		29
58	Negative Capacitance, n-Channel, Si FinFETs: Bi-directional Sub-60 mV/dec, Negative DIBL, Negative Differential Resistance and Improved Short Channel Effect. , 2018, , .		43
59	A Unified Flicker Noise Model for FDSOI MOSFETs Including Back-bias Effect. , 2018, , .		7
60	Variation Caused by Spatial Distribution of Dielectric and Ferroelectric Grains in a Negative Capacitance Field-Effect Transistor. IEEE Transactions on Electron Devices, 2018, 65, 4652-4658.	1.6	29
61	UTBSOI MOSFET with corner spacers for energy-efficient applications. , 2018, , .		3
62	Modeling of Induced Gate Thermal Noise Including Back-Bias Effect in FDSOI MOSFET. IEEE Microwave and Wireless Components Letters, 2018, 28, 597-599.	2.0	6
63	NCFET Design Considering Maximum Interface Electric Field. IEEE Electron Device Letters, 2018, 39, 1254-1257.	2.2	33
64	Analysis and Modeling of Temperature and Bias Dependence of Current Mismatch in Halo-Implanted MOSFETs. IEEE Transactions on Electron Devices, 2018, 65, 3608-3616.	1.6	12
65	Anomalous Transconductance in Long Channel Halo Implanted MOSFETs: Analysis and Modeling. IEEE Transactions on Electron Devices, 2017, 64, 376-383.	1.6	15
66	A Predictive Tunnel FET Compact Model With Atomistic Simulation Validation. IEEE Transactions on Electron Devices, 2017, 64, 599-605.	1.6	20
67	Bulk FinFET With Low- $\kappa$ Spacers for Continued Scaling. IEEE Transactions on Electron Devices, 2017, 64, 1861-1864.	1.6	38
68	Investigation of Mo/Ti/AlN/HfO <sub>2</sub> High-k Metal Gate Stack for Low Power Consumption InGaAs NMOS Device Application. IEEE Electron Device Letters, 2017, 38, 552-555.	2.2	9
69	Modeling of Body-Bias Dependence of Overlap Capacitances in Bulk MOSFETs. , 2017, , .		1
70	Compact Modeling of Drain Current Thermal Noise in FDSOI MOSFETs Including Back-Bias Effect. IEEE Transactions on Microwave Theory and Techniques, 2017, 65, 2261-2270.	2.9	14
71	Self-Aligned, Gate Last, FDSOI, Ferroelectric Gate Memory Device With 5.5-nm Hf <sub>0.8</sub> Zr <sub>0.2</sub> O <sub>2</sub> , High Endurance and Breakdown Recovery. IEEE Electron Device Letters, 2017, 38, 1379-1382.	2.2	76
72	Compact Modeling Source-to-Drain Tunneling in Sub-10-nm GAA FinFET With Industry Standard Model. IEEE Transactions on Electron Devices, 2017, 64, 3576-3581.	1.6	13

#	ARTICLE	IF	CITATIONS
73	High $V_{th}$ enhancement mode GaN power devices with high $I_{D,max}$ using hybrid ferroelectric charge trap gate stack. , 2017, , .		4
74	Modeling of Back-Gate Effects on Gate-Induced Drain Leakage and Gate Currents in UTB SOI MOSFETs. IEEE Transactions on Electron Devices, 2017, 64, 3986-3990.	1.6	9
75	Stabilization of ferroelectric phase in tungsten capped Hf <sub>0.8</sub> Zr <sub>0.2</sub> O <sub>2</sub> . Applied Physics Letters, 2017, 111, .	1.5	58
76	High-gain monolithic 3D CMOS inverter using layered semiconductors. Applied Physics Letters, 2017, 111, .	1.5	8
77	Nanowire FET With Corner Spacer for High-Performance, Energy-Efficient Applications. IEEE Transactions on Electron Devices, 2017, 64, 5181-5187.	1.6	23
78	Stressor design for FinFETs with air-gap spacers. , 2017, , .		0
79	Ferroelectricity in HfO <sub>2</sub> thin films as a function of Zr doping. , 2017, , .		5
80	FinFET With Encased Air-Gap Spacers for High-Performance and Low-Energy Circuits. IEEE Electron Device Letters, 2017, 38, 16-19.	2.2	42
81	Impact of Parasitic Capacitance and Ferroelectric Parameters on Negative Capacitance FinFET Characteristics. IEEE Electron Device Letters, 2017, 38, 142-144.	2.2	71
82	Differential voltage amplification from ferroelectric negative capacitance. Applied Physics Letters, 2017, 111, .	1.5	36
83	Impact of Al content on InAs/AlSb/Al <sub>x</sub> Ga <sub>1-x</sub> Sb tunnelling diode. Journal of Engineering, 2017, 2017, 403-406.	0.6	0
84	Compact models of negative-capacitance FinFETs: Lumped and distributed charge models. , 2016, , .		69
85	Modeling of Subsurface Leakage Current in Low Short Channel MOSFET at Accumulation Bias. IEEE Transactions on Electron Devices, 2016, 63, 1840-1845.	1.6	14
86	MoS <sub>2</sub> transistors with 1-nanometer gate lengths. Science, 2016, 354, 99-102.	6.0	1,140
87	Corner spacer design for performance optimization of multi-gate InGaAs-OI FinFET with gate-to-source/drain underlap. , 2016, , .		6
88	Modeling of Charge and Quantum Capacitance in Low Effective Mass III-V FinFETs. IEEE Journal of the Electron Devices Society, 2016, 4, 396-401.	1.2	13
89	Study of Inherent Gate Coupling Nonuniformity of InAs/GaSb Vertical TFETs. IEEE Transactions on Electron Devices, 2016, 63, 4267-4272.	1.6	8
90	Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance—Part I: Model Description. IEEE Transactions on Electron Devices, 2016, 63, 4981-4985.	1.6	85

#	ARTICLE	IF	CITATIONS
91	Methods for Extracting Flat Band Voltage in the InGaAs High Mobility Materials. IEEE Electron Device Letters, 2016, 37, 1100-1103.	2.2	7
92	Analysis and Compact Modeling of Negative Capacitance Transistor with High ON-Current and Negative Output Differential Resistance”Part II: Model Validation. IEEE Transactions on Electron Devices, 2016, 63, 4986-4992.	1.6	139
93	Modeling of threshold voltage for operating point using industry standard BSIM-IMG model. , 2016, , .		6
94	FinFET With High- $\kappa$ Spacers for Improved Drive Current. IEEE Electron Device Letters, 2016, 37, 835-838.	2.2	52
95	RF Modeling of FDSOI Transistors Using Industry Standard BSIM-IMG Model. IEEE Transactions on Microwave Theory and Techniques, 2016, 64, 1745-1751.	2.9	34
96	Monolithic 3D CMOS Using Layered Semiconductors. Advanced Materials, 2016, 28, 2547-2554.	11.1	107
97	Effects of the Variation of Ferroelectric Properties on Negative Capacitance FET Characteristics. IEEE Transactions on Electron Devices, 2016, 63, 2197-2199.	1.6	160
98	Single crystal functional oxides on silicon. Nature Communications, 2016, 7, 10547.	5.8	156
99	Suppressing Non-Uniform Tunneling in InAs/GaSb TFET With Dual-Metal Gate. IEEE Journal of the Electron Devices Society, 2016, 4, 60-65.	1.2	22
100	Negative Capacitance in Short-Channel FinFETs Externally Connected to an Epitaxial Ferroelectric Capacitor. IEEE Electron Device Letters, 2016, 37, 111-114.	2.2	198
101	2D layered materials: From materials properties to device applications. , 2015, , .		9
102	Analytical Modeling of Flicker Noise in Halo Implanted MOSFETs. IEEE Journal of the Electron Devices Society, 2015, 3, 355-360.	1.2	22
103	Modeling SiGe FinFETs With Thin Fin and Current-Dependent Source/Drain Resistance. IEEE Electron Device Letters, 2015, 36, 636-638.	2.2	7
104	Electrostatic integrity and performance enhancement for UTB InGaAs-OI MOSFET with high-k dielectric through spacer design. , 2015, , .		3
105	Sub-60mV-swing negative-capacitance FinFET without hysteresis. , 2015, , .		163
106	Analytical Modeling and Experimental Validation of Threshold Voltage in BSIM6 MOSFET Model. IEEE Journal of the Electron Devices Society, 2015, 3, 240-243.	1.2	22
107	BSIM-CMG: Standard FinFET compact model for advanced circuit design. , 2015, , .		65
108	Quantum Well InAs/AlSb/GaSb Vertical Tunnel FET With HSQ Mechanical Support. IEEE Nanotechnology Magazine, 2015, 14, 580-584.	1.1	19

#	ARTICLE	IF	CITATIONS
109	Modeling STI Edge Parasitic Current for Accurate Circuit Simulations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34, 1291-1294.	1.9	11
110	BSIM-IMG: Compact model for RF-SOI MOSFETs. , 2015, , .		13
111	Piezoelectricity-Induced Schottky Barrier Height Variations in AlGaIn/GaN High Electron Mobility Transistors. IEEE Electron Device Letters, 2015, 36, 902-904.	2.2	27
112	New industry standard FinFET compact model for future technology nodes. , 2015, , .		12
113	Capacitance Modeling in III-V FinFETs. IEEE Transactions on Electron Devices, 2015, 62, 3892-3897.	1.6	25
114	Hybrid Si/TMD 2D electronic double channels fabricated using solid CVD few-layer-MoS <sub>2</sub> stacking for V <sub>th</sub> matching and CMOS-compatible 3DFETs. , 2014, , .		12
115	Modeling 20-nm Germanium FinFET With the Industry Standard FinFET Model. IEEE Electron Device Letters, 2014, 35, 711-713.	2.2	20
116	Series resistance and mobility in mechanically-exfoliated layered transition metal dichalcogenide MOSFETs. , 2014, , .		2
117	Impact of channel doping on the device and NBTI performance in FinFETs for low power applications. , 2014, , .		1
118	Modeling of GaN-Based Normally-Off FinFET. IEEE Electron Device Letters, 2014, 35, 612-614.	2.2	40
119	BSIM-IMG with improved surface potential calculation recipe. , 2014, , .		5
120	Two-dimensional to three-dimensional tunneling in InAs/AlSb/GaSb quantum well heterojunctions. Journal of Applied Physics, 2013, 114, .	1.1	16
121	High sensitivity DNA sieving technology by entropic trapping in 3D artificial nano-channel matrices. , 2013, , .		1
122	Unified FinFET compact model: Modelling Trapezoidal Triple-Gate FinFETs. , 2013, , .		28
123	Monolithic 3D chip integrated with 500ns NVM, 3ps logic circuits and SRAM. , 2013, , .		32
124	Compact modeling for the changing transistor. , 2013, , .		2
125	Low power negative capacitance FETs for future quantum-well body technology. , 2013, , .		19
126	Device design considerations for ultra-thin body non-hysteretic negative capacitance FETs. , 2013, , .		24



#	ARTICLE	IF	CITATIONS
127	Interfacial layer reduction and high permittivity tetragonal ZrO <sub>2</sub> on germanium reaching ultrathin 0.39-Å equivalent oxide thickness. Applied Physics Letters, 2013, 102, .	1.5	16
128	Record-high 121/62 &#x03BC;A/&#x03BC;m on-currents 3D stacked epi-like Si FETs with and without metal back gate. , 2013, , .		21
129	Threshold Vacuum Switch (TVS) on 3D-stackable and 4F <sup>2</sup> cross-point bipolar and unipolar resistive random access memory. , 2012, , .		4
130	3D Ferroelectric-like NVM/CMOS hybrid chip by sub-400 &#x00B0;C sequential layered integration. , 2012, , .		5
131	A little known benefit of FinFET over Planar MOSFET in highperformance circuits at advanced technology nodes. , 2012, , .		9
132	A non-iterative physical procedure for RF CMOS compact model extraction using BSIM6. , 2012, , .		9
133	Hybrid CIS/Si near-IR sensor and 16% PV energy-harvesting technology. , 2012, , .		0
134	Fast programming metal-gate Si quantum dot nonvolatile memory using green nanosecond laser spike annealing. Applied Physics Letters, 2012, 100, .	1.5	40
135	Random Telegraph Noise in 1X-nm CMOS Silicide Contacts and a Method to Extract Trap Density. IEEE Electron Device Letters, 2012, 33, 591-593.	2.2	1
136	Denser and More Stable SRAM Using FinFETs With Multiple Fin Heights. IEEE Transactions on Electron Devices, 2012, 59, 2037-2041.	1.6	42
137	Ferroelectric negative capacitance MOSFET: Capacitance tuning &#amp;#amp; antiferroelectric operation. , 2011, , .		241
138	User verify and disturb mechanisms in a 65nm flash FPGA. , 2011, , .		0
139	BSIM-CG: A compact model of cylindrical gate / nanowire MOSFETs for circuit simulations. , 2011, , .		1
140	Modeling intrinsic and extrinsic asymmetry of 3D cylindrical gate/gate-all-around FETs for circuit simulations. , 2011, , .		4
141	Denser and more stable FinFET SRAM using multiple fin heights. , 2011, , .		1
142	A Novel Nanoinjection Lithography (NInL) Technology and Its Application for 16-nm Node Device Fabrication. IEEE Transactions on Electron Devices, 2011, 58, 3678-3686.	1.6	5
143	A novel bottom-up Ag contact (30nm diameter and 6.5 aspect ratio) technology by electroplating for 1Xnm and beyond technology. , 2011, , .		0
144	Bifacial CIGS (11% efficiency)/Si solar cells by Cd-free and sodium-free green process integrated with CIGS TFTs. , 2011, , .		5

#	ARTICLE	IF	CITATIONS
145	Silicide barrier engineering induced random telegraph noise in 1Xnm CMOS contacts. , 2011, , .		0
146	Ultrathin body InAs tunneling field-effect transistors on Si substrates. Applied Physics Letters, 2011, 98, .	1.5	76
147	Novel 140&#x00B0;C hybrid thin film solar cell/transistor technology with 9.6% conversion efficiency and 1.1 cm <sup>2</sup> /V-s electron mobility for low-temperature substrates. , 2010, , .		3
148	The effects of vacuum spacer transistors between high performance and low stand-by power devices beyond 16nm. , 2010, , .		1
149	Tunnel Field Effect Transistor With Raised Germanium Source. IEEE Electron Device Letters, 2010, 31, 1107-1109.	2.2	141
150	Global parameter extraction for a multi-gate MOSFETs compact model. , 2010, , .		15
151	Prospect of tunneling green transistor for 0.1V CMOS. , 2010, , .		61
152	Cycling induced degradation of a 65nm FPGA flash memory switch. , 2010, , .		2
153	16nm functional 0.039&#x00B5;m<sup>2</sup>; 6T-SRAM cell with nano injection lithography, nanowire channel, and full TiN gate. , 2009, , .		5
154	Air-Spacer MOSFET With Self-Aligned Contact for Future Dense Memories. IEEE Electron Device Letters, 2009, 30, 1368-1370.	2.2	19
155	A comprehensive study of Ge<sup>1</sup>;Si<sup>x</sup> on Ge for the Ge nMOSFETs with tensile stress, shallow junctions and reduced leakage. , 2009, , .		4
156	Design of FinFET SRAM Cells Using a Statistical Compact Model. , 2009, , .		15
157	A Low Voltage Steep Turn-Off Tunnel Transistor Design. , 2009, , .		19
158	Gate last MOSFET with air spacer and self-aligned contacts for dense memories. , 2009, , .		2
159	Flicker-Noise Impact on Scaling of Mixed-Signal CMOS With HfSiON. IEEE Transactions on Electron Devices, 2008, 55, 417-422.	1.6	9
160	Feedback FET: A novel transistor exhibiting steep switching behavior at low bias voltages. , 2008, , .		72
161	Green transistor as a solution to the IC power crisis. , 2008, , .		41
162	Green Transistor - A V<sup>DD</sup> Scaling Path for Future Low Power ICs. International Power Modulator Symposium and High-Voltage Workshop, 2008, , .	0.0	26

#	ARTICLE	IF	CITATIONS
163	Air spacer MOSFET technology for 20nm node and beyond. , 2008, , .		6
164	Statistical Compact Modeling of Variations in Nano MOSFETs. , 2008, , .		10
165	Low-voltage green transistor using hetero-tunneling. , 2008, , .		3
166	Low-voltage green transistor using ultra shallow junction and hetero-tunneling. , 2008, , .		18
167	Air-spacer Self-Aligned Contact MOSFET for future dense memories. , 2008, , .		0
168	Effect of Top Electrode Material on Resistive Switching Properties of $\text{ZrO}_2$ Film Memory Devices. IEEE Electron Device Letters, 2007, 28, 366-368.	2.2	302
169	Modified resistive switching behavior of $\text{ZrO}_2$ memory films based on the interface layer formed by using Ti top electrode. Journal of Applied Physics, 2007, 102, 094101.	1.1	131
170	Random telegraph noise in flash memories - model and technology scaling. , 2007, , .		95
171	A Multi-Gate MOSFET Compact Model Featuring Independent-Gate Operation. , 2007, , .		21
172	BSIM-MG: A Versatile Multi-Gate FET Model for Mixed-Signal Design. , 2007, , .		37
173	MOSFET hot-carrier reliability improvement by forward-body bias. IEEE Electron Device Letters, 2006, 27, 605-608.	2.2	29
174	Effect of Fluorine Incorporation on 1/f Noise of $\text{HfSiON}$ FETs for Future Mixed-Signal CMOS. , 2006, , .		11
175	MOSFET design for forward body biasing scheme. IEEE Electron Device Letters, 2006, 27, 387-389.	2.2	38
176	Bias Polarity Dependent Effects of $\text{P}^+$ Floating Gate EEPROMs. IEEE Transactions on Electron Devices, 2004, 51, 282-285.	1.6	9
177	Characterization of Spatial Intrafield Gate CD Variability, Its Impact on Circuit Performance, and Spatial Mask-Level Correction. IEEE Transactions on Semiconductor Manufacturing, 2004, 17, 2-11.	1.4	75
178	MOSFET gate leakage modeling and selection guide for alternative gate dielectrics based on leakage considerations. IEEE Transactions on Electron Devices, 2003, 50, 1027-1035.	1.6	192
179	Loop-based interconnect modeling and optimization approach for multigigahertz clock network design. IEEE Journal of Solid-State Circuits, 2003, 38, 457-463.	3.5	27
180	Improved a priori interconnect predictions and technology extrapolation in the GTX system. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003, 11, 3-14.	2.1	10

#	ARTICLE	IF	CITATIONS
181	Frequency-independent equivalent-circuit model for on-chip spiral inductors. IEEE Journal of Solid-State Circuits, 2003, 38, 419-426.	3.5	306
182	RF characterization of metal T-gate structure in fully-depleted SOI CMOS technology. IEEE Electron Device Letters, 2003, 24, 251-253.	2.2	9
183	On the body-source built-in potential lowering of SOI MOSFETs. IEEE Electron Device Letters, 2003, 24, 90-92.	2.2	12
184	Direct tunneling RAM (DT-RAM) for high-density memory applications. IEEE Electron Device Letters, 2003, 24, 475-477.	2.2	2
185	Dual work function metal gate CMOS transistors by Ni-Ti interdiffusion. IEEE Electron Device Letters, 2002, 23, 200-202.	2.2	79
186	Direct tunneling leakage current and scalability of alternative gate dielectrics. Applied Physics Letters, 2002, 81, 2091-2093.	1.5	184
187	JVD silicon nitride as tunnel dielectric in p-channel flash memory. IEEE Electron Device Letters, 2002, 23, 91-93.	2.2	20
188	Metal-dielectric band alignment and its implications for metal gate complementary metal-oxide-semiconductor technology. Journal of Applied Physics, 2002, 92, 7266-7271.	1.1	393
189	A thermal activation view of low voltage impact ionization in MOSFETs. IEEE Electron Device Letters, 2002, 23, 550-552.	2.2	31
190	Effects of high- $\kappa$ gate dielectric materials on metal and silicon gate workfunctions. IEEE Electron Device Letters, 2002, 23, 342-344.	2.2	159
191	Impact of spatial intrachip gate length variability on the performance of high-speed digital circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002, 21, 544-553.	1.9	128
192	Nanoscale CMOS spacer FinFET for the terabit era. IEEE Electron Device Letters, 2002, 23, 25-27.	2.2	154
193	Effective on-chip inductance modeling for multiple signal lines and application to repeater insertion. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002, 10, 799-805.	2.1	32
194	An adjustable work function technology using Mo gate for CMOS devices. IEEE Electron Device Letters, 2002, 23, 49-51.	2.2	162
195	Normalized mutual integral difference method to extract threshold voltage of MOSFETs. IEEE Electron Device Letters, 2002, 23, 428-430.	2.2	17
196	Design and fabrication of 50-nm thin-body p-MOSFETs with a SiGe heterostructure channel. IEEE Transactions on Electron Devices, 2002, 49, 279-286.	1.6	29
197	A spacer patterning technology for nanoscale CMOS. IEEE Transactions on Electron Devices, 2002, 49, 436-441.	1.6	178
198	A simple method for optimization of 6H-SiC punch-through junctions used in both unipolar and bipolar power devices. IEEE Transactions on Electron Devices, 2002, 49, 933-937.	1.6	5

#	ARTICLE	IF	CITATIONS
199	Equivalent junction method to predict 3-D effect of curved-abrupt p-n junctions. IEEE Transactions on Electron Devices, 2002, 49, 1322-1325.	1.6	61
200	Direct-tunneling gate leakage current in double-gate and ultrathin body MOSFETs. IEEE Transactions on Electron Devices, 2002, 49, 2288-2295.	1.6	74
201	Efficient generation of pre-silicon MOS model parameters for early circuit design. IEEE Journal of Solid-State Circuits, 2001, 36, 156-159.	3.5	11
202	Dual-metal gate CMOS technology with ultrathin silicon nitride gate dielectric. IEEE Electron Device Letters, 2001, 22, 227-229.	2.2	94
203	Two silicon nitride technologies for post-SiO <sub>2</sub> MOSFET gate dielectric. IEEE Electron Device Letters, 2001, 22, 324-326.	2.2	10
204	Hot-carrier reliability comparison for pMOSFETs with ultrathin silicon-nitride and silicon-oxide gate dielectrics. IEEE Transactions on Device and Materials Reliability, 2001, 1, 158-162.	1.5	4
205	Molybdenum Gate Electrode Technology For Deep Sub-Micron CMOS Generations. Materials Research Society Symposia Proceedings, 2001, 670, 1.	0.1	9
206	Dual Work Function CMOS Gate Technology Based on Metal Interdiffusion. Materials Research Society Symposia Proceedings, 2001, 670, 1.	0.1	4
207	Scaling CMOS devices through alternative structures. Science in China Series F: Information Sciences, 2001, 44, 1-7.	1.1	2
208	Charge-trap memory device fabricated by oxidation of Si/sub 1-x/Ge/sub x/. IEEE Transactions on Electron Devices, 2001, 48, 696-700.	1.6	219
209	SOI thermal impedance extraction methodology and its significance for circuit simulation. IEEE Transactions on Electron Devices, 2001, 48, 730-736.	1.6	133
210	Noise modeling and characterization for 1.5-V 1.8-GHz SOI low-noise amplifier. IEEE Transactions on Electron Devices, 2001, 48, 803-809.	1.6	7
211	Patterning sub-30-nm MOSFET gate with i-line lithography. IEEE Transactions on Electron Devices, 2001, 48, 1004-1006.	1.6	33
212	Optimization of sub-5-nm multiple-thickness gate oxide formed by oxygen implantation. IEEE Transactions on Electron Devices, 2001, 48, 1279-1281.	1.6	6
213	Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling. IEEE Transactions on Electron Devices, 2001, 48, 1366-1373.	1.6	284
214	Dual work function metal gate CMOS technology using metal interdiffusion. IEEE Electron Device Letters, 2001, 22, 444-446.	2.2	164
215	Nanoscale ultrathin body PMOSFETs with raised selective germanium source/drain. IEEE Electron Device Letters, 2001, 22, 447-448.	2.2	44
216	Intrinsic reliability projections for a thin JVD silicon nitride gate dielectric in P-MOSFET. IEEE Transactions on Device and Materials Reliability, 2001, 1, 4-8.	1.5	8

#	ARTICLE	IF	CITATIONS
217	Sub-60-nm quasi-planar FinFETs fabricated using a simplified process. IEEE Electron Device Letters, 2001, 22, 487-489.	2.2	131
218	FinFET-a self-aligned double-gate MOSFET scalable to 20 nm. IEEE Transactions on Electron Devices, 2000, 47, 2320-2325.	1.6	1,317
219	Molybdenum as a Gate Electrode for Deep Sub-Micron CMOS Technology. Materials Research Society Symposia Proceedings, 2000, 611, 1.	0.1	23
220	Nanoscale ultra-thin-body silicon-on-insulator P-MOSFET with a SiGe/Si heterostructure channel. IEEE Electron Device Letters, 2000, 21, 161-163.	2.2	45
221	Polycrystalline silicon/metal stacked gate for threshold voltage control in metal-oxide-semiconductor field-effect transistors. Applied Physics Letters, 2000, 76, 1938-1940.	1.5	2
222	Ultrathin-body SOI MOSFET for deep-sub-tenth micron era. IEEE Electron Device Letters, 2000, 21, 254-255.	2.2	173
223	Thermal characteristics of submicron vias studied by scanning Joule expansion microscopy. IEEE Electron Device Letters, 2000, 21, 224-226.	2.2	25
224	Direct tunneling gate leakage current in transistors with ultrathin silicon nitride gate dielectric. IEEE Electron Device Letters, 2000, 21, 540-542.	2.2	132
225	A simple subcircuit extension of the BSIM3v3 model for CMOS RF design. IEEE Journal of Solid-State Circuits, 2000, 35, 612-624.	3.5	53
226	MOS capacitance measurements for high-leakage thin dielectrics. IEEE Transactions on Electron Devices, 1999, 46, 1500-1501.	1.6	461
227	Channel width dependence of hot-carrier induced degradation in shallow trench isolated PMOSFETs. IEEE Transactions on Electron Devices, 1999, 46, 1532-1536.	1.6	13
228	Direct sampling methodology for statistical analysis of scaled CMOS technologies. IEEE Transactions on Semiconductor Manufacturing, 1999, 12, 403-408.	1.4	24
229	Observation of reduced boron penetration and gate depletion for poly-Si/sub 0.8/Ge/sub 0.2/ gated PMOS devices. IEEE Electron Device Letters, 1999, 20, 9-11.	2.2	19
230	A long-refresh dynamic/quasi-nonvolatile memory device with 2-nm tunneling oxide. IEEE Electron Device Letters, 1999, 20, 409-411.	2.2	41
231	Evidence of hole direct tunneling through ultrathin gate oxide using P/sup +/- poly-SiGe gate. IEEE Electron Device Letters, 1999, 20, 268-270.	2.2	27
232	Dynamic threshold pass-transistor logic for improved delay at lower power supply voltages. IEEE Journal of Solid-State Circuits, 1999, 34, 85-89.	3.5	50
233	Performance and reliability comparison between asymmetric and symmetric LDD devices and logic gates. IEEE Journal of Solid-State Circuits, 1999, 34, 367-371.	3.5	19
234	Enhancement of PMOS device performance with poly-SiGe gate. IEEE Electron Device Letters, 1999, 20, 232-234.	2.2	20

#	ARTICLE	IF	CITATIONS
235	A 0.1- $\mu$ m delta-doped MOSFET fabricated with post-low-energy implanting selective epitaxy. IEEE Transactions on Electron Devices, 1998, 45, 809-814.	1.6	63
236	A robust and physical BSIM3 non-quasi-static transient and AC small-signal model for circuit simulation. IEEE Transactions on Electron Devices, 1998, 45, 834-841.	1.6	89
237	Gate engineering for deep-submicron CMOS transistors. IEEE Transactions on Electron Devices, 1998, 45, 1253-1262.	1.6	67
238	Plasma immersion ion implantation for SOI synthesis: SIMOX and ion-cut. Journal of Electronic Materials, 1998, 27, 1059-1066.	1.0	13
239	Transistor characteristics with Ta <sub>2</sub> O <sub>5</sub> gate dielectric. IEEE Electron Device Letters, 1998, 19, 441-443.	2.2	101
240	0.35- $\mu$ m asymmetric and symmetric LDD device comparison using a reliability/speed/power methodology. IEEE Electron Device Letters, 1998, 19, 216-218.	2.2	13
241	Leakage current comparison between ultra-thin Ta <sub>2</sub> O <sub>5</sub> films and conventional gate dielectrics. IEEE Electron Device Letters, 1998, 19, 341-342.	2.2	61
242	Characterization of self-heating in advanced VLSI interconnect lines based on thermal finite element simulation. IEEE Transactions on Components and Packaging Technologies, 1998, 21, 406-411.	0.7	94
243	A unified MOSFET channel charge model for device modeling in circuit simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998, 17, 641-644.	1.9	20
244	An on-chip, interconnect capacitance characterization method with sub-femto-farad resolution. IEEE Transactions on Semiconductor Manufacturing, 1998, 11, 204-210.	1.4	34
245	Plasma charging damage on ultrathin gate oxides. IEEE Electron Device Letters, 1998, 19, 1-3.	2.2	34
246	BSIM3V3 MOSFET MODEL. International Journal of High Speed Electronics and Systems, 1998, 09, 671-701.	0.3	11
247	Simulation of SOI devices and circuits using BSIM3SOI. IEEE Electron Device Letters, 1998, 19, 323-325.	2.2	6
248	Electromigration failures under bidirectional current stress. , 1998, , .		0
249	AC output conductance of SOI MOSFETs and impact on analog applications. IEEE Electron Device Letters, 1997, 18, 36-38.	2.2	15
250	A MOSFET electron mobility model of wide temperature range (77 - 400 K) for IC simulation. Semiconductor Science and Technology, 1997, 12, 355-358.	1.0	60
251	Experimental confirmation of an accurate CMOS gate delay model for gate oxide and voltage scaling. IEEE Electron Device Letters, 1997, 18, 275-277.	2.2	19
252	High-current failure model for VLSI interconnects under short-pulse stress conditions. IEEE Electron Device Letters, 1997, 18, 405-407.	2.2	60

#	ARTICLE	IF	CITATIONS
253	Separation by plasma implantation of oxygen (SPIMOX) operational phase space. IEEE Transactions on Plasma Science, 1997, 25, 1128-1135.	0.6	20
254	Plasma Charging Damage On Ultra-thin Gate Oxides. , 1997, , .		9
255	Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI. IEEE Transactions on Electron Devices, 1997, 44, 414-422.	1.6	350
256	A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation. IEEE Transactions on Electron Devices, 1997, 44, 277-287.	1.6	158
257	Short-channel effect improved by lateral channel-engineering in deep-submicronmeter MOSFET's. IEEE Transactions on Electron Devices, 1997, 44, 627-634.	1.6	152
258	High-field transport of inversion-layer electrons and holes including velocity overshoot. IEEE Transactions on Electron Devices, 1997, 44, 664-671.	1.6	31
259	Simulating process-induced gate oxide damage in circuits. IEEE Transactions on Electron Devices, 1997, 44, 1393-1400.	1.6	10
260	Overestimation of oxide defects density in large test capacitors due to plasma processing. IEEE Transactions on Electron Devices, 1997, 44, 1554-1556.	1.6	3
261	Optimizing quarter and sub-quarter micron CMOS circuit speed considering interconnect loading effects. IEEE Transactions on Electron Devices, 1997, 44, 1556-1558.	1.6	3
262	Comparison of GIDL in p/sup +/-poly PMOS and n/sup +/-poly PMOS devices. IEEE Electron Device Letters, 1996, 17, 285-287.	2.2	15
263	Characterization of VLSI circuit interconnect heating and failure under ESD conditions. , 1996, , .		45
264	A full-process damage detection method using small MOSFET and protection diode. IEEE Electron Device Letters, 1996, 17, 563-565.	2.2	12
265	Electromigration design rules for bidirectional current. , 1996, , .		4
266	The impact of device scaling and power supply change on CMOS gate performance. IEEE Electron Device Letters, 1996, 17, 202-204.	2.2	64
267	Modeling and characterization of electromigration failures under bidirectional current stress. IEEE Transactions on Electron Devices, 1996, 43, 800-808.	1.6	41
268	Accelerated testing of SiO/sub 2/ reliability. IEEE Transactions on Electron Devices, 1996, 43, 70-80.	1.6	61
269	A novel self-aligned punchthrough implant: A simulation study. IEEE Transactions on Electron Devices, 1996, 43, 1312-1314.	1.6	0
270	Punchthrough diode as the transient voltage suppressor for low-voltage electronics. IEEE Transactions on Electron Devices, 1996, 43, 2037-2040.	1.6	19



#	ARTICLE	IF	CITATIONS
271	Circuit Reliability Simulation. Materials Research Society Symposia Proceedings, 1995, 391, 3.	0.1	0
272	Thin dielectric degradation during silicon selective epitaxial growth process. Applied Physics Letters, 1995, 67, 2040-2042.	1.5	6
273	Punchthrough transient voltage suppressor for EOS/ESD protection of low-voltage IC's. , 1995, , .		2
274	Electromigration characteristics of TiN barrier layer material. IEEE Electron Device Letters, 1995, 16, 230-232.	2.2	11
275	Simulation of deep submicron SOI N-MOSFET considering the velocity overshoot effect. IEEE Electron Device Letters, 1995, 16, 333-335.	2.2	6
276	Ultra-large-scale integration device scaling and reliability. Journal of Vacuum Science & Technology an Official Journal of the American Vacuum Society B, Microelectronics Processing and Phenomena, 1994, 12, 3237.	1.6	17
277	Hole injection SiO <sub>2</sub> /sub 2/ breakdown model for very low voltage lifetime extrapolation. IEEE Transactions on Electron Devices, 1994, 41, 761-767.	1.6	504
278	Metal-oxide-semiconductor field-effect-transistor substrate current during Fowler-Nordheim tunneling stress and silicon dioxide reliability. Journal of Applied Physics, 1994, 76, 3695-3700.	1.1	121
279	Non-quasistatic modeling of the BJT quasi-neutral base. , 1993, , .		1
280	Suppressing Flash EEPROM Erase Leakage With Negative Gate Bias And LDD Erase Junction. , 1993, , .		2
281	Oxide Breakdown Model For Very Low Voltages. , 1993, , .		12
282	Hot-carrier-induced MOSFET degradation under AC stress. IEEE Electron Device Letters, 1987, 8, 333-335.	2.2	62
283	The effects of thermal nitridation conditions on the reliability of thin nitrided oxide films. IEEE Electron Device Letters, 1987, 8, 143-145.	2.2	32
284	Ultra-thin silicon-dioxide breakdown characteristics of MOS devices with n <sup>+</sup> and p <sup>+</sup> polysilicon gates. IEEE Electron Device Letters, 1987, 8, 572-575.	2.2	18
285	50-Å... gate-Oxide MOSFET's at 77 K. IEEE Transactions on Electron Devices, 1987, 34, 2129-2135.	1.6	37
286	Effects of substrate resistance on CMOS latchup holding voltages. IEEE Transactions on Electron Devices, 1987, 34, 2309-2316.	1.6	10
287	MOSFET drain breakdown voltage. IEEE Electron Device Letters, 1986, 7, 449-450.	2.2	24
288	A measurement-based charge sheet capacitance model of short-channel MOSFET's for SPICE. , 1986, , .		9

#	ARTICLE	IF	CITATIONS
289	Inversion-layer capacitance and mobility of very thin gate-Oxide MOSFET's. IEEE Transactions on Electron Devices, 1986, 33, 409-413.	1.6	142
290	Optimization of epitaxial layers for power bipolar-MOS transistor. IEEE Electron Device Letters, 1986, 7, 510-512.	2.2	10
291	Hot-electron-induced MOSFET degradation Model, monitor, and improvement. IEEE Transactions on Electron Devices, 1985, 32, 375-385.	1.6	938
292	Electrical breakdown in thin gate and tunneling oxides. IEEE Transactions on Electron Devices, 1985, 32, 413-422.	1.6	467
293	Quantum yield of electron impact ionization in silicon. Journal of Applied Physics, 1985, 57, 302-309.	1.1	171
294	Thin oxide reliability. , 1985, , .		15
295	Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement. IEEE Journal of Solid-State Circuits, 1985, 20, 295-305.	3.5	248
296	Electrical Breakdown in Thin Gate and Tunneling Oxides. IEEE Journal of Solid-State Circuits, 1985, 20, 333-342.	3.5	88
297	Optimum design of power MOSFET's. IEEE Transactions on Electron Devices, 1984, 31, 1693-1700.	1.6	81
298	A compact IGFET charge model. IEEE Transactions on Circuits and Systems, 1984, 31, 745-748.	0.9	32
299	Lucky-electron model of channel hot-electron injection in MOSFET'S. IEEE Transactions on Electron Devices, 1984, 31, 1116-1125.	1.6	250
300	Substrate resistance calculation for latchup modeling. IEEE Transactions on Electron Devices, 1984, 31, 1152-1155.	1.6	8
301	MOSFET degradation due to stressing of thin oxide. IEEE Transactions on Electron Devices, 1984, 31, 1238-1244.	1.6	117
302	Hot-electron-induced photon and photocarrier generation in Silicon MOSFET's. IEEE Transactions on Electron Devices, 1984, 31, 1264-1273.	1.6	293
303	A simplified model of short-channel MOSFET characteristics in the breakdown mode. IEEE Transactions on Electron Devices, 1983, 30, 571-576.	1.6	28
304	A simple punchthrough model for short-channel MOSFET's. IEEE Transactions on Electron Devices, 1983, 30, 1354-1359.	1.6	18
305	The operation of power MOSFET in reverse mode. IEEE Transactions on Electron Devices, 1983, 30, 1825-1828.	1.6	10
306	Hot-electron effects in MOSFETs. , 1983, , .		55

#	ARTICLE	IF	CITATIONS
307	Optimum doping profile of power MOSFET epitaxial layer. IEEE Transactions on Electron Devices, 1982, 29, 985-987.	1.6	20
308	Second breakdown of vertical power MOSFET's. IEEE Transactions on Electron Devices, 1982, 29, 1287-1293.	1.6	37
309	An analytical breakdown model for short-channel MOSFET's. IEEE Transactions on Electron Devices, 1982, 29, 1735-1740.	1.6	106
310	Correlation between substrate and gate currents in MOSFET's. IEEE Transactions on Electron Devices, 1982, 29, 1740-1744.	1.6	54
311	Electron trapping in very thin thermal silicon dioxides. , 1981, , .		62
312	A model of power transistor turn-off dynamics. , 1980, , .		4
313	Toward a practical computer-aid for thyristor circuit design. , 1980, , .		28
314	A parametric study of power MOSFETs. , 1979, , .		49
315	Electron trapping in oxide grown from polycrystalline silicon. , 1979, , .		3
316	Correction to "Determination of nonuniform diffusion length and electric field in semiconductors". IEEE Transactions on Electron Devices, 1979, 26, 162-162.	1.6	0
317	Optimum doping profile for minimum ohmic resistance and high-breakdown voltage. IEEE Transactions on Electron Devices, 1979, 26, 243-244.	1.6	99
318	Lucky-electron model of channel hot electron emission. , 1979, , .		44
319	LED charge-control model and speed at high currents. Proceedings of the IEEE, 1978, 66, 599-601.	16.4	1
320	Liquid-crystal waveguides for integrated optics. IEEE Journal of Quantum Electronics, 1977, 13, 262-267.	1.0	55
321	A resistive-gated IGFET tetrode. IEEE Transactions on Electron Devices, 1971, 18, 418-425.	1.6	4
322	Impact of Polarization Relaxation on Ferroelectric Memory Performance. , 0, , .		11
323	Improved Sub-micron Cmos Device Performance Due To Fluorine In Cvd Tungsten Silicide. , 0, , .		6
324	Complementary, High-Performance Lateral Bjts in a Simox C-Bicmos Technology. , 0, , .		1

#	ARTICLE	IF	CITATIONS
325	Hot-carrier reliability design guidelines for CMOS logic circuits. , 0, , .		2
326	High performance bulk MOSFET fabricated on SOI substrate for ESD protection and circuit applications. , 0, , .		2
327	A novel Silicon-On-Insulator (SOI) MOSFET for ultra low voltage operation. , 0, , .		10
328	Statistical variation of NMOSFET hot-carrier lifetime and its impact on digital circuit reliability. , 0, , .		3
329	Channel doping engineering of MOSFET with adaptable threshold voltage using body effect for low voltage and low power applications. , 0, , .		18
330	Hot-carrier induced degradation of critical paths modeled by rule-based analysis. , 0, , .		1
331	Gate oxide scaling limits and projection. , 0, , .		62
332	Modeling off-state leakage current of DG-SOI MOSFETs for low-voltage design. , 0, , .		1
333	Reverse antenna effect due to process-induced quasi-breakdown of gate oxide. , 0, , .		1
334	AC effects in IC reliability. , 0, , .		7
335	An investigation on the robustness, accuracy and simulation performance of a physics-based deep-submicronmeter BSIM model for analog/digital circuit simulation. , 0, , .		1
336	The effect of interconnect scaling and low-k dielectric on the thermal characteristics of the IC metal. , 0, , .		45
337	Temperature and current effects on small-geometry-contact resistance. , 0, , .		11
338	Characterization of inversion layer carrier profile in deep-submicron p-MOSFETs. , 0, , .		0
339	Enhanced ion implantation charging damage on thin gate oxide due to photoresist. , 0, , .		4
340	Modeling reverse short channel and narrow width effects in small size MOSFET's for circuit simulation. , 0, , .		3
341	Characterization of contact and via failure under short duration high pulsed current stress. , 0, , .		22
342	BSIM3 MOSFET model accuracy for RF circuit simulation. , 0, , .		2

#	ARTICLE	IF	CITATIONS
343	Novel Ti-SALICIDE process with low resistivity for sub-0.2 $\mu$ m CMOS technology. , 0, , .		0
344	MOS memory using germanium nanocrystals formed by thermal oxidation of Si/sub 1-x/Ge/sub x/. , 0, , .		17
345	Interconnect scaling: signal integrity and performance in future high-speed CMOS designs. , 0, , .		37
346	Design in hot-carrier reliability for high performance logic applications. , 0, , .		39
347	Sub-5 nm multiple-thickness gate oxide technology using oxygen implantation. , 0, , .		1
348	SOI MOSFET on low cost SPIMOX substrate. , 0, , .		0
349	An effective gate resistance model for CMOS RF and noise modeling. , 0, , .		64
350	Remote charge scattering in MOSFETs with ultra-thin gate dielectrics. , 0, , .		18
351	Quantum effect in oxide thickness determination from capacitance measurement. , 0, , .		61
352	Modeling of pocket implanted MOSFETs for anomalous analog behavior. , 0, , .		31
353	MOSFETs with 9 to 13 Å thick gate oxides. , 0, , .		14
354	On thermal effects in deep sub-micron VLSI interconnects. , 0, , .		47
355	A unified gate oxide reliability model. , 0, , .		46
356	Modeling the impact of back-end process variation on circuit performance. , 0, , .		12
357	Performance enhancement in deep-submicron poly-SiGe-gated CMOS devices. , 0, , .		0
358	Ultra-thin body SOI MOSFET for deep-sub-tenth micron era. , 0, , .		30
359	Sub 50-nm FinFET: PMOS. , 0, , .		150
360	Submicron CMOS thermal noise modeling from an RF perspective. , 0, , .		11

#	ARTICLE	IF	CITATIONS
361	Enhanced performance in sub-100 nm CMOSFETs using strained epitaxial silicon-germanium. , 0, , .		22
362	Contact-pad design for high-frequency silicon measurements. , 0, , .		12
363	RLC signal integrity analysis of high-speed global interconnects [CMOS]. , 0, , .		17
364	A new analytical delay and noise model for on-chip RLC interconnect. , 0, , .		14
365	Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime. , 0, , .		136
366	60 nm planarized ultra-thin body solid phase epitaxy MOSFETs. , 0, , .		4
367	Molybdenum metal gate MOS technology for post-SiO <sub>2</sub> /sub 2/ gate dielectrics. , 0, , .		6
368	An accurate non-quasistatic MOSFET model for simulation of RF and high speed circuits. , 0, , .		1
369	Gate length scaling and threshold voltage control of double-gate MOSFETs. , 0, , .		100
370	30 nm ultra-thin-body SOI MOSFET with selectively deposited Ge raised S/D. , 0, , .		17
371	SOI and nanoscale MOSFETs. , 0, , .		5
372	FinFET-a quasi-planar double-gate MOSFET. , 0, , .		38
373	Metal gate work function adjustment for future CMOS technology. , 0, , .		14
374	Ultra-thin body PMOSFETs with selectively deposited Ge source/drain. , 0, , .		11
375	Effects of high- $\epsilon_p$ dielectrics on the workfunctions of metal and silicon gates. , 0, , .		10
376	Design analysis of thin-body silicide source/drain devices. , 0, , .		12
377	Quasi-planar NMOS FinFETs with sub-100 nm gate lengths. , 0, , .		12
378	Modeling and design study of nanocrystal memory devices. , 0, , .		1

#	ARTICLE	IF	CITATIONS
379	Deep-submicron CMOS process integration of HfO <sub>2</sub> /gate dielectric with poly-Si gate. , 0, , .		1
380	Low-voltage, fast-programming P-channel flash memory with JVD tunneling nitride. , 0, , .		0
381	Hot-carrier reliability of p-MOSFET with ultra-thin silicon nitride gate dielectric. , 0, , .		0
382	Distortion simulation of 90 nm nMOSFET for RF applications. , 0, , .		1
383	Threshold voltage shift by quantum confinement in ultra-thin body device. , 0, , .		4
384	Spacer FinFET: nano-scale CMOS technology for the terabit era. , 0, , .		6
385	Dual work function metal gate CMOS transistors fabricated by Ni-Ti interdiffusion. , 0, , .		0
386	Reduction of direct-tunneling gate leakage current in double-gate and ultra-thin body MOSFETs. , 0, , .		7
387	A capacitorless double-gate DRAM cell design for high density applications. , 0, , .		21
388	Symmetry realization of BSIM model with dynamic reference method for circuit simulation. , 0, , .		1
389	Hot carrier reliability of n-MOSFET with ultra-thin HfO <sub>2</sub> /gate dielectric and poly-Si gate. , 0, , .		6
390	Improved performance of ultra-thin HfO <sub>2</sub> /CMOSFETs using poly-SiGe gate. , 0, , .		1
391	Approaches and options for modeling sub-0.1 $\mu$ m CMOS devices. , 0, , .		0
392	Surface-potential-plus approach for next generation CMOS device modeling. , 0, , .		0
393	BSIM5 MOSFET model. , 0, , .		5