Min Li

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/7442976/publications.pdf

Version: 2024-02-01

1478505 1720034 10 86 6 7 h-index citations g-index papers 57 10 10 10 all docs docs citations citing authors times ranked

#	Article	IF	Citations
1	A DC–28-GHz 7-Bit High-Accuracy Digital-Step Attenuator in 55-nm CMOS. IEEE Microwave and Wireless Components Letters, 2022, 32, 157-160.	3.2	8
2	A Calibration Scheme for 24–28-GHz Variable-Gain Phase Shifter in 65-nm CMOS. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69, 1996-2000.	3.0	6
3	Design and Analysis of a 26–34.5-GHz Power Amplifier With Balanced Mismatch Reduction and Interstage Matching. IEEE Microwave and Wireless Components Letters, 2022, 32, 968-971.	3.2	1
4	A Four-Element 7.5 \hat{a} \in '9-GHz Phased-Array Receiver With $1\hat{a}$ \in '8 Simultaneously Reconfigurable Beams in 65-nm CMOS. IEEE Transactions on Microwave Theory and Techniques, 2021, 69, 1114-1126.	4.6	17
5	A 6.5–12-GHz Balanced Variable-Gain Low-Noise Amplifier With Frequency-Selective Gain Equalization Technique. IEEE Transactions on Microwave Theory and Techniques, 2021, 69, 732-744.	4.6	14
6	A DC– <i>Ka</i> -Band 7-Bit Passive Attenuator With Capacitive-Compensation-Based Bandwidth Extension Technique in 55-nm CMOS. IEEE Transactions on Microwave Theory and Techniques, 2021, 69, 3861-3874.	4.6	8
7	A DC-32GHz 7-Bit Passive Attenuator with Capacitive Compensation Bandwidth Extension Technique in 55 nm CMOS., 2020,,.		7
8	An 800-ps Origami True-Time-Delay-Based CMOS Receiver Front End for 6.5–9-GHz Phased Arrays. IEEE Solid-State Circuits Letters, 2020, 3, 382-385.	2.0	8
9	A 4-Element 7.5-9 GHz Phased Array Receiver with 8 Simultaneously Reconfigurable Beams in 65 nm CMOS Technology. , 2020, , .		10
10	A 6.5-12 GHz Balanced Variable Gain Low-Noise Amplifier with Frequency-Selective Non-Foster Gain Equalization Technique. , 2020, , .		7