
Ho-Nam Yoo

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/7336283/publications.pdf Version: 2024-02-01



HO-NAM YOO

#	Article	IF	CITATIONS
1	CMOS-Compatible Low-Power Gated Diode Synaptic Device for Hardware- Based Neural Network. IEEE Transactions on Electron Devices, 2022, 69, 832-837.	3.0	3
2	On-Chip Trainable Spiking Neural Networks Using Time-To-First-Spike Encoding. IEEE Access, 2022, 10, 31263-31272.	4.2	0
3	Hardware-Based Spiking Neural Network Using a TFT-Type AND Flash Memory Array Architecture Based on Direct Feedback Alignment. IEEE Access, 2021, 9, 73121-73132.	4.2	7
4	Variability of DRAM Peripheral Transistor at Liquid Nitrogen Temperature. IEEE Transactions on Electron Devices, 2021, 68, 1627-1632.	3.0	0
5	Novel Method Enabling Forward and Backward Propagations in NAND Flash Memory for On-Chip Learning. IEEE Transactions on Electron Devices, 2021, 68, 3365-3370.	3.0	7
6	Effect of Lateral Charge Diffusion on Retention Characteristics of 3D NAND Flash Cells. IEEE Electron Device Letters, 2021, 42, 1148-1151.	3.9	7
7	Utilization of Unsigned Inputs for NAND Flash Based Parallel and High-Density Synaptic Architecture in Binary Neural Networks. IEEE Journal of the Electron Devices Society, 2021, , 1-1.	2.1	2
8	Field Effect Transistor-Type Devices Using High-κ Gate Insulator Stacks for Neuromorphic Applications. ACS Applied Electronic Materials, 2020, 2, 323-328.	4.3	9
9	NAND Flash Based Novel Synaptic Architecture for Highly Robust and High-Density Quantized Neural Networks With Binary Neuron Activation of (1, 0). IEEE Access, 2020, 8, 114330-114339.	4.2	12
10	High-Density and Highly-Reliable Binary Neural Networks Using NAND Flash Memory Cells as Synaptic Devices. , 2019, , .		32