

Ashita

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/7282440/publications.pdf>

Version: 2024-02-01

7
papers

109
citations

2258059

3
h-index

2053705

5
g-index

7
all docs

7
docs citations

7
times ranked

73
citing authors

#	ARTICLE	IF	CITATIONS
1	A High-Performance Inverted-C Tunnel Junction FET With Source-Channel Overlap Pockets. IEEE Transactions on Electron Devices, 2018, 65, 763-768.	3.0	72
2	Ambipolar leakage suppression in electron-hole bilayer TFET: investigation and analysis. Journal of Computational Electronics, 2018, 17, 977-985.	2.5	19
3	Insights Into the Impact of Pocket and Source Elevation in Vertical Gate Elevated Source Tunnel FET Structures. IEEE Transactions on Electron Devices, 2019, 66, 752-758.	3.0	13
4	Heterodielectric oxide-engineered single-lateral-pocket-based gated source TFET. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 2021, 34, e2877.	1.9	3
5	Investigation of leakage in FinEHBTFTET with stack-gate underlaps. , 2017, , .		1
6	A FinBOX Based Ge FinEHBTFTET: Design and Investigation. Silicon, 2022, 14, 2165-2174.	3.3	1
7	A Line TFET design employing Tri-line-gate architecture and U-shaped pockets for minimizing drain field effects. , 2019, , .		0