Liang Shi

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/7170320/publications.pdf

Version: 2024-02-01

		623574	610775
80	1,076 citations	14	24
papers	citations	h-index	g-index
80	80	80	799
all docs	docs citations	times ranked	citing authors

#	Article	IF	CITATIONS
1	Large-scale brain network connectivity underlying creativity in resting-state and task fMRI: Cooperation between default network and frontal-parietal network. Biological Psychology, 2018, 135, 102-111.	1.1	74
2	Exploiting parallelism in I/O scheduling for access conflict minimization in flash-based solid state drives. , 2014, , .		60
3	Brain networks of happiness: dynamic functional connectivity among the default, cognitive and salience networks relates to subjective well-being. Social Cognitive and Affective Neuroscience, 2018, 13, 851-862.	1.5	52
4	Recover from the adversity: functional connectivity basis of psychological resilience. Neuropsychologia, 2019, 122, 20-27.	0.7	50
5	Write activity reduction on flash main memory via smart victim cache. , 2010, , .		48
6	A New Design of In-Memory File System Based on File Virtual Address Framework. IEEE Transactions on Computers, 2016, 65, 2959-2972.	2.4	43
7	ExLRU., 2011,,.		37
8	Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 334-337.	2.1	33
9	Improving LDPC performance via asymmetric sensing level placement on flash memory. , 2017, , .		33
10	Compiler-Assisted STT-RAM-Based Hybrid Cache for Energy Efficient Embedded Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22, 1829-1840.	2.1	32
11	Retention Trimming for Lifetime Improvement of Flash Memory Storage Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35, 58-71.	1.9	32
12	Exploiting Parallelism for Access Conflict Minimization in Flash-Based Solid State Drives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 168-181.	1.9	32
13	Brain Entropy is Associated with Divergent Thinking. Cerebral Cortex, 2020, 30, 708-717.	1.6	30
14	Reducing LDPC Soft Sensing Latency by Lightweight Data Refresh for Flash Read Performance Improvement., 2017,,.		26
15	ApproxFTL: On the Performance and Lifetime Improvement of 3-D NAND Flash-Based SSDs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 1957-1970.	1.9	24
16	Exploiting Asymmetric Errors for LDPC Decoding Optimization on 3D NAND Flash Memory. IEEE Transactions on Computers, 2020, 69, 475-488.	2.4	24
17	Constructing Large, Durable and Fast SSD System via Reprogramming 3D TLC Flash Memory. , 2019, , .		23
18	Compiler-Assisted Refresh Minimization for Volatile STT-RAM Cache. IEEE Transactions on Computers, 2015, 64, 2169-2181.	2.4	20

#	Article	IF	CITATIONS
19	Minimizing Retention Induced Refresh Through Exploiting Process Variation of Flash Memory. IEEE Transactions on Computers, 2019, 68, 83-98.	2.4	20
20	Exploiting Process Variation for Retention Induced Refresh Minimization on Flash Memory., 2016,,.		18
21	Brain connection pattern under interoceptive attention state predict interoceptive intensity and subjective anxiety feeling. Human Brain Mapping, 2019, 40, 1760-1773.	1.9	16
22	Error Model Guided Joint Performance and Endurance Optimization for Flash Memory. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014, 33, 343-355.	1.9	14
23	Wear Relief for High-Density Phase Change Memory Through Cell Morphing Considering Process Variation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34, 227-237.	1.9	14
24	Exploiting Chip Idleness for Minimizing Garbage Collectionâ€"Induced Chip Access Conflict on SSDs. ACM Transactions on Design Automation of Electronic Systems, 2018, 23, 1-29.	1.9	14
25	Potential Trigger Detection for Hardware Trojans. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 1384-1395.	1.9	13
26	Brain Functional Basis of Subjective Well-being During Negative Facial Emotion Processing Task-Based fMRI. Neuroscience, 2019, 423, 177-191.	1.1	13
27	Openness to experience and psychophysiological interaction patterns during divergent thinking. Brain Imaging and Behavior, 2019, 13, 1580-1589.	1.1	13
28	High-level synthesis for run-time hardware Trojan detection and recovery. , 2014, , .		12
29	Designing an efficient persistent in-memory file system. , 2015, , .		12
30	Access Characteristic Guided Read and Write Regulation on Flash Based Storage Systems. IEEE Transactions on Computers, 2018, 67, 1663-1676.	2.4	12
31	Boosting the Performance of SSDs via Fully Exploiting the Plane Level Parallelism. IEEE Transactions on Parallel and Distributed Systems, 2020, 31, 2185-2200.	4.0	12
32	Maximizing IO Performance Via Conflict Reduction for Flash Memory Storage Systems., 2015,,.		12
33	Process Variation Aware Read Performance Improvement for LDPC-Based nand Flash Memory. IEEE Transactions on Reliability, 2020, 69, 310-321.	3.5	11
34	Maximizing I/O Throughput and Minimizing Performance Variation via Reinforcement Learning Based I/O Merging for SSDs. IEEE Transactions on Computers, 2020, 69, 72-86.	2.4	11
35	Exploit asymmetric error rates of cell states to improve the performance of flash memory storage systems. , 2014, , .		10
36	A Unified Write Buffer Cache Management Scheme for Flash Memory. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22, 2779-2792.	2.1	10

#	Article	IF	CITATIONS
37	Parallel all the time: Plane Level Parallelism Exploration for High Performance SSDs. , 2019, , .		10
38	File Fragmentation in Mobile Devices: Measurement, Evaluation, and Treatment. IEEE Transactions on Mobile Computing, 2019, 18, 2062-2076.	3.9	9
39	SEAL: User Experience-Aware Two-Level Swap for Mobile Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 4102-4114.	1.9	9
40	An I/O Scheduling Strategy for Embedded Flash Storage Devices With Mapping Cache. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 756-769.	1.9	8
41	Retention trimming for wear reduction of flash memory storage systems. , 2014, , .		7
42	An empirical study of F2FS on mobile devices. , 2017, , .		7
43	Energy, latency, and lifetime improvements in MLC NVM with enhanced WOM code. , 2018, , .		7
44	High Thought Control Ability, High Resilience: The Effect of Temporal Cortex and Insula Connectivity. Neuroscience, 2021, 472, 60-67.	1.1	7
45	Dynamic merging/splitting for better responsiveness in mobile devices. , 2016, , .		6
46	Asymmetric Error Rates of Cell States Exploration for Performance Improvement on Flash Memory Based Storage Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017, 36, 1340-1352.	1.9	5
47	Exploiting Process Variation for Read Performance Improvement on LDPC Based Flash Memory Storage Systems., 2017,,.		5
48	F2FS Aware Mapping Cache Design on Solid State Drives. , 2018, , .		5
49	$1\!+\!1\mbox{\>};$ 2: variation-aware lifetime enhancement for embedded 3D NAND flash systems. , 2019, , .		5
50	Accurate age counter for wear leveling on non-volatile based main memory. Design Automation for Embedded Systems, 2013, 17, 543-564.	0.7	4
51	Improving MLC PCM write throughput by write reconstruction. , 2015, , .		4
52	Optimizing Tail Latency of LDPC based Flash Memory Storage Systems Via Smart Refresh. , 2019, , .		4
53	Aging Capacitor Supported Cache Management Scheme for Solid-State Drives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 2230-2239.	1.9	4
54	An Empirical Study of Hybrid SSD with Optane and QLC Flash. , 2020, , .		4

#	Article	IF	CITATIONS
55	Understanding and Optimizing Hybrid SSD with High-Density and Low-Cost Flash Memory., 2021,,.		4
56	Relaxed wear leveling approach for non-volatile memories. , 2013, , .		3
57	Towards Trustable Storage using SSDs with Proprietary FTL. , 2015, , .		3
58	Minimizing cell-to-cell interference by exploiting differential bit impact characteristics of scaled MLC NAND flash memories. , $2016, \ldots$		3
59	Peak-to-average pumping efficiency improvement for charge pump in Phase Change Memories. , 2016, , .		3
60	Write reconstruction for write throughput improvement on MLC PCM based main memory. Journal of Systems Architecture, 2016, 71, 62-72.	2.5	3
61	Towards trustworthy storage using SSDs with proprietary FTL. Microprocessors and Microsystems, 2017, 55, 82-90.	1.8	3
62	Selective Compression Scheme for Read Performance Improvement on Flash Devices. , 2018, , .		3
63	Work-in-Progress: Revisiting Wear Leveling Design on Compression Applied 3D NAND Flash Memory. , 2018, , .		3
64	MobileSwap: Cross-Device Memory Swapping for Mobile Devices. , 2021, , .		3
65	Optimizing Data Placement for Hybrid SRAM+Racetrack Memory SPM in Embedded Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, 42, 847-859.	1.9	3
66	Combine thread with memory scheduling for maximizing performance in multi-core systems. , 2014, , .		2
67	Improving read performance via selective V _{pass} reduction on high density 3D NAND flash memory., 2017,,.		2
68	An Efficient Cache Management Scheme for Capacitor Equipped Solid State Drives. , 2018, , .		2
69	Fair Down to the Device: A GC-Aware Fair Scheduler for SSD. , 2019, , .		2
70	Read-Ahead Efficiency on Mobile Devices: Observation, Characterization, and Optimization. IEEE Transactions on Computers, 2021, 70, 99-110.	2.4	2
71	iTRIM: I/O-Aware TRIM for Improving User Experience on Mobile Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 1782-1795.	1.9	2
72	Tail Latency Optimization for LDPC-Based High-Density and Low-Cost Flash Memory Devices. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41, 544-557.	1.9	2

#	Article	IF	Citations
73	Dynamic File Cache Optimization for Hybrid SSDs with High-Density and Low-Cost Flash Memory. , 2021, , .		2
74	DWR: Differential Wearing for Read Performance Optimization on High-Density NAND Flash Memory. , 2022, , .		2
75	PUMA: From Simultaneous to Parallel for Shared Memory System in Multi-core. Journal of Signal Processing Systems, 2016, 84, 139-150.	1.4	1
76	Effects of the Openness to Experience Polygenic Score on Cortical Thickness and Functional Connectivity. Frontiers in Neuroscience, 2020, 14, 607912.	1.4	1
77	Architectural Exploration on Racetrack Memories. , 2020, , .		1
78	Read latency variation aware performance optimization on high-density NAND flash based storage systems. CCF Transactions on High Performance Computing, 2022, 4, 265-280.	1.1	1
79	PUMA: Pseudo unified memory architecture for single-ISA heterogeneous multi-core systems. , 2014, , .		O
80	A Zero-Energy Consumption Scheme for System Suspend to Limited NVM. , 2020, , .		0