Jörgen Olsson

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/7124857/publications.pdf

Version: 2024-02-01

101	1,172	18	30
papers	citations	h-index	g-index
101	101	101	1193
all docs	docs citations	times ranked	citing authors

#	Article	IF	Citations
1	Kilowatt Power Amplifier With Improved Power Back-Off Efficiency for Cyclotron Application. IEEE Transactions on Microwave Theory and Techniques, 2022, 70, 1401-1409.	4.6	O
2	Taper Transmission Line Based Measurement—A Thru-Only De-Embedding Approach. IEEE Transactions on Microwave Theory and Techniques, 2022, 70, 4199-4210.	4.6	0
3	Feedback compensated 10 kW solid-state pulsed power amplifier at 352 MHz for particle accelerators. Review of Scientific Instruments, 2019, 90, 104707.	1.3	6
4	Time domain characterization of high power solid state amplifiers for the next generation linear accelerators. Microwave and Optical Technology Letters, 2018, 60, 163-171.	1.4	4
5	Protein Sensing Beyond the Debye Length Using Graphene Field-Effect Transistors. IEEE Sensors Journal, 2018, 18, 6497-6503.	4.7	23
6	Interface-Dependent Effective Mobility in Graphene Field-Effect Transistors. Journal of Electronic Materials, 2018, 47, 1757-1761.	2.2	4
7	A Systematic Study of Light-On-Bias Behavior in Cu(In,Ga)Se2 Solar Cells With Varying Absorber Compositions. IEEE Journal of Photovoltaics, 2017, 7, 882-891.	2.5	1
8	Advancing the Understanding of Reverse Breakdown in Cu(In,Ga)Se ₂ Solar Cells. IEEE Journal of Photovoltaics, 2017, 7, 1136-1142.	2.5	8
9	On the Extraction of Doping Concentration From Capacitance–Voltage: A Cu2ZnSnS4 and ZnS Sandwich Structure. IEEE Journal of Photovoltaics, 2017, 7, 1421-1425.	2.5	2
10	Electromigration behavior of Cu metallization interfacing with Ta versus TaN at high temperatures. Journal of Vacuum Science and Technology B:Nanotechnology and Microelectronics, 2016, 34, 060603.	1,2	6
11	A new latch-free LIGBT on SOI with very high current density and low drive voltage. Solid-State Electronics, 2016, 115, 179-184.	1.4	5
12	Combining strong interface recombination with bandgap narrowing and short diffusion length in Cu2ZnSnS4 device modeling. Solar Energy Materials and Solar Cells, 2016, 144, 364-370.	6.2	52
13	Power performance of 65Ânm CMOS integrated LDMOS transistors at WLAN and X-band frequencies. International Journal of Microwave and Wireless Technologies, 2016, 8, 135-141.	1.9	O
14	A new latch-free LIGBT on SOI. , 2015, , .		0
15	A two-in-one process for reliable graphene transistors processed with photo-lithography. Applied Physics Letters, 2015, 107, .	3.3	19
16	Investigating Reliability and Stress Mechanisms of DC and Large-Signal Stressed CMOS 65-nm RF-LDMOS by Gate Current Characterization. IEEE Transactions on Device and Materials Reliability, 2015, 15, 191-197.	2.0	6
17	Influence of tantalum/tantalum nitride barriers and caps on the high-temperature properties of copper metallization for wide-band gap applications. Microelectronic Engineering, 2015, 137, 37-42.	2.4	8
18	Optimizing Ga-profiles for highly efficient Cu(In, Ga)Se ₂ thin film solar cells in simple and complex defect models. Journal Physics D: Applied Physics, 2014, 47, 485104.	2.8	87

#	Article	IF	Citations
19	Morphological instability of Ag films caused by phase transition in the underlying Ta barrier layer. Applied Physics Letters, 2014, 105, 071604.	3.3	3
20	RF losses, crosstalk and temperature dependence for SOI and Si/SiC hybrid substrates. Solid-State Electronics, 2014, 97, 59-65.	1.4	2
21	Thermal Characterization of Polycrystalline SiC. Journal of Electronic Materials, 2014, 43, 1150-1153.	2,2	1
22	Dynamics of SiO2 Buried Layer Removal from Si-SiO2-Si and Si-SiO2-SiC Bonded Substrates by Annealing in Ar. Journal of Electronic Materials, 2014, 43, 541-547.	2.2	4
23	Electrical properties of Ag/Ta and Ag/TaN thin-films. Microelectronic Engineering, 2014, 120, 257-261.	2.4	7
24	LDMOS-transistors on semi-insulating silicon-on-polycrystalline-silicon carbide substrates for improved RF and thermal properties. Solid-State Electronics, 2012, 70, 14-19.	1.4	13
25	Fabrication and Characterization of 150-mm Silicon-on-Polycrystalline Silicon Carbide Substrates. Journal of Electronic Materials, 2012, 41, 480-487.	2.2	4
26	Mobility profiles and thermal characterization of SOI and Si-on-SiC hybrid substrates., 2011,,.		0
27	Electrical characterization of wurtzite (Al,B)N thin films. Vacuum, 2011, 86, 466-470.	3 . 5	9
28	Oxygen out-diffusion from buried layers in SOI and SiC–SOI substrates. Solid-State Electronics, 2010, 54, 153-157.	1.4	5
29	Large-signal analysis of substrate effects in RF-power SOI-LDMOS transistors. Solid-State Electronics, 2010, 54, 171-177.	1.4	4
30	Electrical and thermal characterization of 150 mm Silicon-on-polycrystalline-Silicon Carbide hybrid substrates. , 2010, , .		0
31	LDMOS transistors on Si-on-SiC hybrid substrates having crystalline or poly-crystalline SiC - electrical and thermal characterization. , 2009, , .		1
32	Thick NiSi Electrodes for AlN Electroacoustic Applications. Electrochemical and Solid-State Letters, 2009, 12, H182.	2.2	0
33	Investigation of SOI-LDMOS for RF-Power Applications Using Computational Load Pull. IEEE Transactions on Electron Devices, 2009, 56, 505-511.	3.0	5
34	A computational load-pull method with harmonic loading for high-efficiency investigations. Solid-State Electronics, 2009, 53, 86-94.	1.4	8
35	Resistance Electric Field Dependence and Time Drift of Piezoresistive Single Crystalline Silicon Nanofilms. Procedia Chemistry, 2009, 1, 80-83.	0.7	8
36	Investigation of the non-linear input capacitance in LDMOS transistors and its contribution to IMD and phase distortion. Solid-State Electronics, 2008, 52, 1024-1031.	1.4	4

#	Article	IF	CITATIONS
37	Role of Si implantation in control of underlap length in Schottky-barrier source/drain MOSFETs on ultrathin body SOI. , 2008, , .		1
38	Thermal characterization of Silicon-on-SiC substrates. , 2008, , .		0
39	A Computational Load-Pull Method for TCAD Optimization of RF-Power Transistors in Bias-Modulation Applications. , 2008, , .		3
40	Buried aluminum nitride insulator for improving thermal conduction in SOI., 2008,,.		2
41	SB-MOSFETs in UTB-SOI Featuring PtSi Source/Drain With Dopant Segregation. IEEE Electron Device Letters, 2008, 29, 125-127.	3.9	37
42	Optimisation of a smooth multilayer nickel silicide surface for ALN growth. Journal of Physics: Conference Series, 2008, 100, 042014.	0.4	4
43	Oxide-Free Silicon to Silicon Carbide Heterobond. ECS Transactions, 2008, 16, 377-383.	0.5	2
44	Novel Silicon-on-SiC Substrate with Superior Thermal and RF Performance. SOI Conference, Proceedings of the IEEE International, 2007, , .	0.0	2
45	Comparative Study On The Impact Of TiN And Mo Metal Gates On MOCVD-Grown HfO2 And ZrO2 High-κ Dielectrics For CMOS Technology. AIP Conference Proceedings, 2007, , .	0.4	0
46	Impact of Al-, Ni-, TiN-, and Mo-metal gates on MOCVD-grown HfO2 and ZrO2 high-κ dielectrics. Microelectronics Reliability, 2007, 47, 536-539.	1.7	8
47	Processing and evaluation of metal gate/high- \hat{l}° /Si capacitors incorporating Al, Ni, TiN, and Mo as metal gate, and ZrO2 and HfO2 as high- \hat{l}° dielectric. Microelectronic Engineering, 2007, 84, 1635-1638.	2.4	7
48	Low-frequency noise and Coulomb scattering in Si0.8Ge0.2 surface channel pMOSFETs with ALD Al2O3 gate dielectrics. Solid-State Electronics, 2005, 49, 907-914.	1.4	20
49	Low-resistivity ZrNx metal gate in MOS devices. Solid-State Electronics, 2005, 49, 1410-1413.	1.4	23
50	Anisotropic dry etching of boron doped single crystal CVD diamond. Carbon, 2005, 43, 1839-1842.	10.3	53
51	Low Resistivity SOI for Substrate Crosstalk Reduction. IEEE Transactions on Electron Devices, 2005, 52, 1920-1922.	3.0	10
52	Investigation of the Thermal Stability of Reactively Sputter-Deposited TiN MOS Gate Electrodes. IEEE Transactions on Electron Devices, 2005, 52, 2349-2352.	3.0	32
53	Metal gate work function extraction using Fowler-Nordheim tunneling techniques. Microelectronic Engineering, 2005, 80, 280-283.	2.4	5
54	High-Voltage SOI Devices for Automotive Applications. , 2005, , 155-166.		0

#	Article	IF	Citations
55	High-power SOI vertical DMOS transistors with lateral drain contacts: Process developments, characterization, and modeling. IEEE Transactions on Electron Devices, 2004, 51, 790-796.	3.0	7
56	Modeling and characterization of capacitive coupling in trench-isolated structures on SOI substrates. Solid-State Electronics, 2004, 48, 43-49.	1.4	3
57	Simulation and modeling of the substrate contribution to the output resistance for RF-LDMOS power transistors. Solid-State Electronics, 2004, 48, 789-797.	1.4	3
58	Electrothermal simulations of high-power SOI vertical DMOS transistors with lateral drain contacts under unclamped inductive switching test. Solid-State Electronics, 2004, 48, 1119-1126.	1.4	5
59	Variable work function in MOS capacitors utilizing nitrogen-controlled TiNx gate electrodes. Microelectronic Engineering, 2004, 75, 389-396.	2.4	70
60	Small-signal and power evaluation of novel BiCMOS-compatible short-channel LDMOS technology. IEEE Transactions on Microwave Theory and Techniques, 2003, 51, 1052-1056.	4.6	18
61	Electrical characterization of aln mis and mim structures. IEEE Transactions on Electron Devices, 2003, 50, 1214-1219.	3.0	51
62	Analysis of the specific on-resistance of vertical high-voltage dmosfets on soi. IEEE Transactions on Electron Devices, 2003, 50, 1416-1419.	3.0	2
63	On the thermal stability of atomic layer deposited TiN as gate electrode in MOS devices. IEEE Electron Device Letters, 2003, 24, 550-552.	3.9	96
64	A novel strained Si/sub 0.7/Ge/sub 0.3/ surface-channel pMOSFET with an ALD TiN/Al/sub 2/O/sub 3//HfAlO/sub x//Al/sub 2/O3 gate stack. IEEE Electron Device Letters, 2003, 24, 171-173.	3.9	27
65	Analysis and improvements of high frequency substrate losses for RF MOSFETs., 2003,,.		0
66	1 W/mm RF power density at 3.2 GHz for a dual-layer RESURF LDMOS transistor. IEEE Electron Device Letters, 2002, 23, 206-208.	3.9	26
67	Deposition of HfO[sub 2] Thin Films in HfI[sub 4]-Based Processes. Journal of the Electrochemical Society, 2002, 149, F139.	2.9	42
68	Vertical High Voltage Devices on Thick SOI with Back-end Trench Formation. , 2002, , .		6
69	Simulation and dielectric characterization of reactive dc magnetron cosputtered (Ta[sub 2]O[sub) Tj ETQq1 1 C of the American Vacuum Society B, Microelectronics Processing and Phenomena, 2002, 20, 855.).784314 r 1.6	gBT /Overlock 7
70	Analysis and design of a low-voltage high-frequency LDMOS transistor. IEEE Transactions on Electron Devices, 2002, 49, 976-980.	3.0	14
71	lodide-Based Atomic Layer Deposition of ZrO2: Aspects of Phase Stability and Dielectric Properties. Chemical Vapor Deposition, 2002, 8, 105-109.	1.3	13
72	Effect of dopants on chemical mechanical polishing of silicon. Microelectronic Engineering, 2002, 60, 149-155.	2.4	13

#	Article	IF	CITATIONS
73	Drift region optimization of lateral RESURF devices. Solid-State Electronics, 2002, 46, 1177-1184.	1.4	22
74	Unclamped inductive switching behaviour of high power SOI vertical DMOS transistors with lateral drain contacts. Solid-State Electronics, 2002, 46, 2105-2110.	1.4	5
75	Self-heating effects in SOI bipolar transistors. Microelectronic Engineering, 2001, 56, 339-352.	2.4	23
76	Integration of high voltage devices on thick SOI substrates for automotive applications. Solid-State Electronics, 2001, 45, 629-632.	1.4	11
77	Channel length extraction for DMOS transistors using capacitance-voltage measurements. IEEE Transactions on Electron Devices, 2001, 48, 1454-1459.	3.0	8
78	Membrane covered electrically isolated through-wafer via holes. Journal of Micromechanics and Microengineering, 2001, 11, 344-347.	2.6	13
79	Improved Output Conductance for Low-Voltage Microwave LDMOS Transistors. , 2000, , .		3
80	Power Characteristics of High Voltage LDMOS Transistors. , 2000, , .		6
81	A CMOS Compatible Power MOSFET for Low Voltage GHz Operation. , 1999, , .		6
82	An Empirical High-Frequency Large-Signal Model for High-Voltage LDMOS Transistors. , 1998, , .		8
83	Integration of Silicon and Diamond, Aluminum Nitride or Aluminum Oxide for Electronic Materials. Materials Research Society Symposia Proceedings, 1998, 535, 133.	0.1	3
84	Electrical investigation of the silicon/diamond interface. Microelectronic Engineering, 1997, 36, 245-248.	2.4	5
85	Electrical characterisation of silicon pn-junctions terminated with diamond. Diamond and Related Materials, 1996, 5, 1457-1461.	3.9	3
86	Simulation of forward bias injection in proton irradiated silicon pn-junctions. Solid-State Electronics, 1996, 39, 1087-1092.	1.4	14
87	High current gain hybrid lateral bipolar operation of DMOS transistors. IEEE Transactions on Electron Devices, 1995, 42, 1628-1635.	3.0	4
88	Vacancy related defect profiles in MeV cluster-ion irradiated silicon. Nuclear Instruments & Methods in Physics Research B, 1995, 106, 233-236.	1.4	10
89	Transient Measurements of Heat Distribution in Devices Fabricated on Silicon-On-Diamond Material. Japanese Journal of Applied Physics, 1995, 34, 4706-4714.	1.5	15
90	Very high current gain enhancement by substrate biasing of lateral bipolar transistors on thin SOI. Microelectronic Engineering, 1993, 22, 379-382.	2.4	7

#	Article	IF	CITATIONS
91	A self-aligned lateral bipolar transistor realized on SIMOX-material. IEEE Transactions on Electron Devices, 1993, 40, 2359-2360.	3.0	28
92	Investigation of the current-voltage behavior of a combined Schottky-p-n diode. Solid-State Electronics, 1992, 35, 1229-1231.	1.4	3
93	A Lateral Bipolar Transistor Concept Tested on Simox- and Bsoi Materials. , 0, , .		1
94	Integration of a novel high-voltage Giga-Hertz DMOS transistor into a standard CMOS process., 0,,.		6
95	A novel high-frequency high-voltage LDMOS transistor using an extended gate RESURF technology. , 0,		21
96	A capacitance-voltage measurement method for DMOS transistor channel length extraction. , 0, , .		8
97	Comparison between Si-LDMOS and GaN-based microwave power transistors. , 0, , .		O
98	Substrate resistance modeling for noise coupling analysis. , 0, , .		17
99	Effects of low-temperature water vapor annealing of strained SiGe surface-channel pMOSFETs with high- \hat{l}^2 dielectric. , 0, , .		0
100	ALD metal-gate/high- \hat{l}^{Ω} gate stack for Si and Si/sub 0.7/Ge/sub 0.3/ surface-channel pMOSFETs. , 0, , .		1
101	Efficient crosstalk reduction using very low resistivity SOI substrate. , 0, , .		O