

# Chung-Kuan Cheng

## List of Publications by Citations

**Source:** <https://exaly.com/author-pdf/7116759/chung-kuan-cheng-publications-by-citations.pdf>

**Version:** 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

98  
papers

761  
citations

16  
h-index

21  
g-index

141  
ext. papers

1,089  
ext. citations

2.2  
avg, IF

3.96  
L-index

#	Paper	IF	Citations
98	A global router with a theoretical bound on the optimal solution. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>1996</b> , 15, 208-216	2.5	40
97	Area minimization of power distribution network using efficient nonlinear programming techniques. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2004</b> , 23, 1086-1094 <sup>32</sup>	2.5	32
96	Corner block list: an effective and efficient topological representation of non-slicing floorplan		30
95	ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2015</b> , 34, 685-698	2.5	28
94	Developing an EEG-based on-line closed-loop lapse detection and mitigation system. <i>Frontiers in Neuroscience</i> , <b>2014</b> , 8, 321	5.1	28
93	ePlace. <i>ACM Transactions on Design Automation of Electronic Systems</i> , <b>2015</b> , 20, 1-34	1.5	27
92	Enhancing Learning Effectiveness in Digital Design Courses Through the Use of Programmable Logic Boards. <i>IEEE Transactions on Education</i> , <b>2009</b> , 52, 151-156	2.1	24
91	Efficient Thermal via Planning Approach and Its Application in 3-D Floorplanning. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2007</b> , 26, 645-658	2.5	24
90	Corner block list representation and its application to floorplan optimization. <i>IEEE Transactions on Circuits and Systems Part 2: Express Briefs</i> , <b>2004</b> , 51, 228-233		22
89	. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2019</b> , 38, 1717-1730	2.5	21
88	Efficient and accurate eye diagram prediction for high speed signaling <b>2008</b> ,		21
87	Time-Domain Analysis of Large-Scale Circuits by Matrix Exponential Method With Adaptive Control. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2012</b> , 31, 1180-1193	2.5	20
86	Optimal and efficient buffer insertion and wire sizing		20
85	ePlace <b>2014</b> ,		17
84	A Practical Regularization Technique for Modified Nodal Analysis in Large-Scale Time-Domain Circuit Simulation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2012</b> , 31, 1031-1040	2.5	16
83	TIGER: an efficient timing-driven global router for gate array and standard cell layout design. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>1997</b> , 16, 1323-1331	2.5	16
82	A wire length estimation technique utilizing neighborhood density equations. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>1996</b> , 15, 912-922	2.5	15

81	A Realistic Early-Stage Power Grid Verification Algorithm Based on Hierarchical Constraints. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2012</b> , 31, 109-120	2.5	12
80	Novel Differential-Mode Equalizer With Broadband Common-Mode Filtering for Gb/s Differential-Signal Transmission. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2013</b> , 3, 1578-1587	1.7	12
79	Parallel transistor level circuit simulation using domain decomposition methods <b>2009</b> ,		12
78	Optimum Prefix Adders in a Comprehensive Area, Timing and Power Design Space <b>2007</b> ,		12
77	Timing optimization for multisource nets: characterization and optimal repeater insertion. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>1999</b> , 18, 322-331	2.5	12
76	ePlace-3D <b>2016</b> ,		11
75	Simulation Algorithms With Exponential Integration for Time-Domain Analysis of Large-Scale Power Delivery Networks. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 1681-1694	2.5	11
74	Prediction and Comparison of High-Performance On-Chip Global Interconnection. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 1154-1166	2.6	11
73	Accurate Eye Diagram Prediction Based on Step Response and Its Application to Low-Power Equalizer Design. <i>IEICE Transactions on Electronics</i> , <b>2009</b> , E92-C, 444-452	0.4	11
72	Fast and precise routability analysis with conditional design rules <b>2018</b> ,		11
71	Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2014</b> , 22, 938-942	2.6	10
70	Fast postplacement optimization using functional symmetries. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2004</b> , 23, 102-118	2.5	10
69	From Circuit Theory, Simulation to SPICE: A Matrix Exponential Approach for Time-Domain Analysis of Large-Scale Circuits. <i>IEEE Circuits and Systems Magazine</i> , <b>2016</b> , 16, 16-34	3.2	10
68	Marked Increases in Resting-State MEG Gamma-Band Activity in Combat-Related Mild Traumatic Brain Injury. <i>Cerebral Cortex</i> , <b>2020</b> , 30, 283-295	5.1	10
67	An Efficient Transient Electro-Thermal Simulation Framework for Power Integrated Circuits. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2016</b> , 35, 832-843	2.5	9
66	MEG Working Memory N-Back Task Reveals Functional Deficits in Combat-Related Mild Traumatic Brain Injury. <i>Cerebral Cortex</i> , <b>2019</b> , 29, 1953-1968	5.1	9
65	Modeling and Analysis of Power Distribution Networks in 3-D ICs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2013</b> , 21, 354-366	2.6	8
64	Power grid simulation using matrix exponential method with rational Krylov subspaces <b>2013</b> ,		8

63	Physical synthesis of energy-efficient networks-on-chip through topology exploration and wire style optimization		8
62	A multiple level network approach for clock skew minimization with process variations		8
61	Complementary-FET (CFET) Standard Cell Synthesis Framework for Design and System Technology Co-Optimization Using SMT. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 1178-1191	2.6	8
60	On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2011</b> , 19, 520-524	2.6	7
59	ROAD <b>2019</b> ,		7
58	Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 5097-5110	2.5	6
57	Cell-phone based Drowsiness Monitoring and Management system <b>2012</b> ,		6
56	SP&R: Simultaneous Placement and Routing framework for standard cell synthesis in sub-7nm <b>2020</b> ,		5
55	Eye prediction of digital driver with power distribution network noise <b>2012</b> ,		5
54	High-speed and low-power on-chip global link using continuous-time linear equalizer <b>2010</b> ,		5
53	Parallel transistor level full-chip circuit simulation <b>2009</b> ,		5
52	Digital design and programmable logic boards: Do students actually learn more? <b>2008</b> ,		5
51	UTACO: a unified timing and congestion optimization algorithm for standard cell global routing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2004</b> , 23, 358-365	2.5	5
50	A routability-driven complimentary-FET (CFET) standard cell synthesis framework using SMT <b>2020</b> ,		5
49	Performance-driven placement for design of rotation and right arithmetic shifters in monolithic 3D ICs <b>2013</b> ,		4
48	Analysis and Optimization of Low-Power Passive Equalizers for CPU/Memory Links. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2011</b> , 1, 1406-1420	1.7	4
47	A block-diagonal structured model reduction scheme for power grid networks <b>2011</b> ,		4
46	New spectral linear placement and clustering approach		4

45	Stability and Convergency Exploration of Matrix Exponential Integration on Power Delivery Network Transient Simulation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 39, 2735-2748	2.5	3
44	Exploring the exponential integrators with Krylov subspace algorithms for nonlinear circuit simulation <b>2017</b> ,		3
43	A fast and stable explicit integration method by matrix exponential operator for large scale circuit simulation <b>2011</b> ,		3
42	A novel fixed-outline floorplanner with zero deadspace for hierarchical design <b>2008</b> ,		3
41	Skew Sensitivity Minimization Of Buffered Clock Tree		3
40	Standard-Cell Scaling Framework with Guaranteed Pin-Accessibility <b>2020</b> ,		2
39	Dynamic analysis of power delivery network with nonlinear components using matrix exponential method <b>2015</b> ,		2
38	Design and implementation of a global router based on a new layout-driven timing model with three poles		2
37	Routability improvement using dynamic interconnect architecture. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>1998</b> , 6, 498-501	2.6	2
36	Two-stage newtonraphson method for transistor-level simulation. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2007</b> , 26, 881-895	2.5	2
35	Layer Minimization of Escape Routing in Area Array Packaging. <i>IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers</i> , <b>2006</b> ,		2
34	RLC interconnect delay estimation via moments of amplitude and phase response		2
33	SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2020</b> , 1-1	2.5	2
32	Many-Tier Vertical Gate-All-Around Nanowire FET Standard Cell Synthesis for Advanced Technology Nodes. <i>IEEE Journal on Exploratory Solid-State Computational Devices and Circuits</i> , <b>2021</b> , 7, 52-60	2.4	2
31	Multirow Complementary-FET (CFET) Standard Cell Synthesis Framework Using Satisfiability Modulo Theories (SMTs). <i>IEEE Journal on Exploratory Solid-State Computational Devices and Circuits</i> , <b>2021</b> , 7, 43-51	2.4	2
30	PROBE2.0: A Systematic Framework for Routability Assessment from Technology to Design in Advanced Nodes. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 1-1	2.5	2
29	Transient circuit simulation for differential algebraic systems using matrix exponential <b>2018</b> ,		2
28	Resting-state magnetoencephalography source magnitude imaging with deep-learning neural network for classification of symptomatic combat-related mild traumatic brain injury. <i>Human Brain Mapping</i> , <b>2021</b> , 42, 1987-2004	5.9	2

27	Ultra-low power on-chip differential interconnects using high-resolution comparator <b>2012,</b>		1
26	Bus Matrix Synthesis Based on Steiner Graphs for Power Efficient System-on-Chip Communications. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2011</b> , 30, 167-179	2.5	1
25	Efficient power network analysis with complete inductive modeling <b>2009,</b>		1
24	Symmetrical buffer placement in clock trees for minimal skew immune to global on-chip variations <b>2009,</b>		1
23	Data flow partitioning with clock period and latency constraints. <i>IEEE Transactions on Circuits and Systems Part 1: Regular Papers</i> , <b>1997</b> , 44, 210-220		1
22	Efficient frequency-dependent reluctance extraction for large-scale Power/Ground grid <b>2008,</b>		1
21	Exploring Cardioneural Signals from Noninvasive ECG Measurement <b>2007,</b>		1
20	Noninvasive Study of the Human Heart using Independent Component Analysis <b>2006,</b>		1
19	Reduced Order Modeling for RLC Interconnect Tree Using Hurwitz Polynomial. <i>Analog Integrated Circuits and Signal Processing</i> , <b>2002</b> , 31, 193-208	1.2	1
18	Arbitrary convex and concave rectilinear block packing based on corner block list		1
17	A buffer planning algorithm based on dead space redistribution		1
16	Floorplanning with consideration of white space resource distribution for repeater planning		1
15	Finite state machine decomposition for I/O minimization		1
14	Efficient Power Network Analysis with Modeling of Inductive Effects. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2010</b> , E93-A, 1196-1203	0.4	1
13	Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures. <i>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences</i> , <b>2009</b> , E92-A, 1476-1484	0.4	1
12	SMT-based Contention-Free Task Mapping and Scheduling on SMART NoC. <i>IEEE Embedded Systems Letters</i> , <b>2021</b> , 1-1	1	1
11	Design and System Technology Co-Optimization Sensitivity Prediction for VLSI Technology Development using Machine Learning <b>2021,</b>		1
10	EARLY FEASIBILITY AND COST ASSESSMENT FOR MULTICHIP MODULE TECHNOLOGIES. <i>International Journal of High Speed Electronics and Systems</i> , <b>1995</b> , 06, 441-458	0.5	0

9	SAT-Based On-Track Bus Routing. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2021</b> , 40, 735-747	2.5	0
8	A fast time-domain EM-CAD coupled simulation framework via matrix exponential with stiffness reduction. <i>International Journal of Circuit Theory and Applications</i> , <b>2016</b> , 44, 833-850	2	
7	Ratio of the Worst Case Noise and the Impedance of Power Distribution Network. <i>IEEE Transactions on Components, Packaging and Manufacturing Technology</i> , <b>2014</b> , 4, 1325-1334	1.7	
6	Worst Case Noise Prediction With Nonzero Current Transition Times for Power Grid Planning. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2014</b> , 22, 607-620	2.6	
5	Efficient timing analysis with known false paths using biclique covering. <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i> , <b>2007</b> , 26, 959-969	2.5	
4	Empirical Study of Block Placement by Cluster Refinement. <i>VLSI Design</i> , <b>1999</b> , 10, 71-86		
3	EARLY FEASIBILITY AND COST ASSESSMENT FOR MULTICHIP MODULE TECHNOLOGIES. <i>Selected Topics in Electronics and Systems</i> , <b>1996</b> , 25-42		0
2	Arnoldi Algorithms with Structured Orthogonalization. <i>SIAM Journal on Numerical Analysis</i> , <b>2021</b> , 59, 370-400	2.4	
1	Machine Learning Prediction for Design and System Technology Co-Optimization Sensitivity Analysis. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2022</b> , 1-14	2.6	