

Chung-Kuan Cheng

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/7116759/publications.pdf>

Version: 2024-02-01

141
papers

1,378
citations

516561

16
h-index

501076

28
g-index

141
all docs

141
docs citations

141
times ranked

596
citing authors

| # | ARTICLE | IF | CITATIONS |
|----|---|-----|-----------|
| 1 | RePlace: Advancing Solution Quality and Routability Validation in Global Placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, 38, 1717-1730. | 1.9 | 82 |
| 2 | ePlace. ACM Transactions on Design Automation of Electronic Systems, 2015, 20, 1-34. | 1.9 | 71 |
| 3 | ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34, 685-698. | 1.9 | 61 |
| 4 | Area Minimization of Power Distribution Network Using Efficient Nonlinear Programming Techniques. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, 23, 1086-1094. | 1.9 | 59 |
| 5 | A global router with a theoretical bound on the optimal solution. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996, 15, 208-216. | 1.9 | 56 |
| 6 | Corner block list: an effective and efficient topological representation of non-slicing floorplan. , 0, , . | | 49 |
| 7 | Corner Block List Representation and Its Application to Floorplan Optimization. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2004, 51, 228-233. | 2.3 | 49 |
| 8 | Enhancing Learning Effectiveness in Digital Design Courses Through the Use of Programmable Logic Boards. IEEE Transactions on Education, 2009, 52, 151-156. | 2.0 | 37 |
| 9 | TIGER: an efficient timing-driven global router for gate array and standard cell layout design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997, 16, 1323-1331. | 1.9 | 36 |
| 10 | Optimal and efficient buffer insertion and wire sizing. , 0, , . | | 32 |
| 11 | Efficient Thermal via Planning Approach and Its Application in 3-D Floorplanning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26, 645-658. | 1.9 | 32 |
| 12 | Time-Domain Analysis of Large-Scale Circuits by Matrix Exponential Method With Adaptive Control. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 1180-1193. | 1.9 | 31 |
| 13 | Developing an EEG-based on-line closed-loop lapse detection and mitigation system. Frontiers in Neuroscience, 2014, 8, 321. | 1.4 | 31 |
| 14 | Efficient and accurate eye diagram prediction for high speed signaling. , 2008, , . | | 30 |
| 15 | ePlace. , 2014, , . | | 30 |
| 16 | ePlace-3D. , 2016, , . | | 28 |
| 17 | A Practical Regularization Technique for Modified Nodal Analysis in Large-Scale Time-Domain Circuit Simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 1031-1040. | 1.9 | 27 |
| 18 | Marked Increases in Resting-State MEG Gamma-Band Activity in Combat-Related Mild Traumatic Brain Injury. Cerebral Cortex, 2020, 30, 283-295. | 1.6 | 24 |

| # | ARTICLE | IF | CITATIONS |
|----|---|-----|-----------|
| 19 | Complementary-FET (CFET) Standard Cell Synthesis Framework for Design and System Technology Co-Optimization Using SMT. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021, 29, 1178-1191. | 2.1 | 22 |
| 20 | Optimum Prefix Adders in a Comprehensive Area, Timing and Power Design Space. , 2007, , . | | 20 |
| 21 | Simulation Algorithms With Exponential Integration for Time-Domain Analysis of Large-Scale Power Delivery Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35, 1681-1694. | 1.9 | 19 |
| 22 | A wire length estimation technique utilizing neighborhood density equations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996, 15, 912-922. | 1.9 | 18 |
| 23 | Timing optimization for multisource nets: characterization and optimal repeater insertion. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999, 18, 322-331. | 1.9 | 18 |
| 24 | MEG Working Memory N-Back Task Reveals Functional Deficits in Combat-Related Mild Traumatic Brain Injury. Cerebral Cortex, 2019, 29, 1953-1968. | 1.6 | 18 |
| 25 | Physical synthesis of energy-efficient networks-on-chip through topology exploration and wire style optimization. , 0, , . | | 17 |
| 26 | Novel Differential-Mode Equalizer With Broadband Common-Mode Filtering for Gb/s Differential-Signal Transmission. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2013, 3, 1578-1587. | 1.4 | 16 |
| 27 | Power grid simulation using matrix exponential method with rational Krylov subspaces. , 2013, , . | | 16 |
| 28 | Accurate Eye Diagram Prediction Based on Step Response and Its Aication to Low-Power Equalizer Design. IEICE Transactions on Electronics, 2009, E92-C, 444-452. | 0.3 | 15 |
| 29 | Parallel transistor level circuit simulation using domain decomposition methods. , 2009, , . | | 15 |
| 30 | A block-diagonal structured model reduction scheme for power grid networks. , 2011, , . | | 15 |
| 31 | Fast and precise routability analysis with conditional design rules. , 2018, , . | | 15 |
| 32 | Prediction and Comparison of High-Performance On-Chip Global Interconnection. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011, 19, 1154-1166. | 2.1 | 14 |
| 33 | A Realistic Early-Stage Power Grid Verification Algorithm Based on Hierarchical Constraints. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 109-120. | 1.9 | 14 |
| 34 | Fast postplacement optimization using functional symmetries. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, 23, 102-118. | 1.9 | 13 |
| 35 | From Circuit Theory, Simulation to SPICE[*]Diego</sup>: A Matrix Exponential Approach for Time-Domain Analysis of Large-Scale Circuits. IEEE Circuits and Systems Magazine, 2016, 16, 16-34. | 2.6 | 13 |
| 36 | An Efficient Transient Electro-Thermal Simulation Framework for Power Integrated Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35, 832-843. | 1.9 | 13 |

| # | ARTICLE | IF | CITATIONS |
|----|--|-----|-----------|
| 37 | SP&R: Simultaneous Placement and Routing framework for standard cell synthesis in sub-7nm. , 2020, , . | | 11 |
| 38 | Grid-Based Framework for Routability Analysis and Diagnosis With Conditional Design Rules. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 5097-5110. | 1.9 | 11 |
| 39 | A multiple level network approach for clock skew minimization with process variations. , 0, , . | | 10 |
| 40 | Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22, 938-942. | 2.1 | 10 |
| 41 | SP&R: SMT-Based Simultaneous Place-and-Route for Standard Cell Synthesis of Advanced Nodes. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 2142-2155. | 1.9 | 10 |
| 42 | ROAD. , 2019, , . | | 10 |
| 43 | Modeling and Analysis of Power Distribution Networks in 3-D ICs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013, 21, 354-366. | 2.1 | 9 |
| 44 | A routability-driven complimentary-FET (CFET) standard cell synthesis framework using SMT. , 2020, , . | | 9 |
| 45 | New spectral linear placement and clustering approach. , 0, , . | | 8 |
| 46 | UTACO: A Unified Timing and Congestion Optimization Algorithm for Standard Cell Global Routing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004, 23, 358-365. | 1.9 | 8 |
| 47 | Digital design and programmable logic boards: Do students actually learn more?. , 2008, , . | | 8 |
| 48 | Cell-phone based Drowsiness Monitoring and Management system. , 2012, , . | | 8 |
| 49 | A non-slicing floorplanning algorithm using corner block list topological representation. , 0, , . | | 7 |
| 50 | On-Chip Interconnect Analysis of Performance and Energy Metrics Under Different Design Goals. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011, 19, 520-524. | 2.1 | 7 |
| 51 | Eye prediction of digital driver with power distribution network noise. , 2012, , . | | 7 |
| 52 | PROBE2.0: A Systematic Framework for Routability Assessment From Technology to Design in Advanced Nodes. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41, 1495-1508. | 1.9 | 7 |
| 53 | Finite state machine decomposition for I/O minimization. , 0, , . | | 6 |
| 54 | Physical planning of on-chip interconnect architectures. , 0, , . | | 6 |

| # | ARTICLE | IF | CITATIONS |
|----|---|-----|-----------|
| 55 | Parallel transistor level full-chip circuit simulation. , 2009, , . | | 6 |
| 56 | High-speed and low-power on-chip global link using continuous-time linear equalizer. , 2010, , . | | 6 |
| 57 | Analysis and Optimization of Low-Power Passive Equalizers for CPUâ€™Memory Links. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1, 1406-1420. | 1.4 | 6 |
| 58 | GRA-LPO. , 2021, , . | | 6 |
| 59 | Detection of Chronic Blast-Related Mild Traumatic Brain Injury with Diffusion Tensor Imaging and Support Vector Machines. Diagnostics, 2022, 12, 987. | 1.3 | 6 |
| 60 | Noninvasive Study of the Human Heart using Independent Component Analysis. , 2006, , . | | 5 |
| 61 | A novel fixed-outline floorplanner with zero deadspace for hierarchical design. , 2008, , . | | 5 |
| 62 | A fast and stable explicit integration method by matrix exponential operator for large scale circuit simulation. , 2011, , . | | 5 |
| 63 | Performance-driven placement for design of rotation and right arithmetic shifters in monolithic 3D ICs. , 2013, , . | | 5 |
| 64 | Transient circuit simulation for differential algebraic systems using matrix exponential. , 2018, , . | | 5 |
| 65 | Multirow Complementary-FET (CFET) Standard Cell Synthesis Framework Using Satisfiability Modulo Theories (SMTs). IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 2021, 7, 43-51. | 1.1 | 5 |
| 66 | Restingâ€™state magnetoencephalography source magnitude imaging with deepâ€™learning neural network for classification of symptomatic combatâ€™related mild traumatic brain injury. Human Brain Mapping, 2021, 42, 1987-2004. | 1.9 | 5 |
| 67 | A new layout-driven timing model for incremental layout optimization. , 0, , . | | 4 |
| 68 | Routability improvement using dynamic interconnect architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998, 6, 498-501. | 2.1 | 4 |
| 69 | Arbitrary convex and concave rectilinear block packing based on corner block list. , 0, , . | | 4 |
| 70 | Circuit simulation using matrix exponential method. , 2011, , . | | 4 |
| 71 | Standard-Cell Scaling Framework with Guaranteed Pin-Accessibility. , 2020, , . | | 4 |
| 72 | Stability and Convergency Exploration of Matrix Exponential Integration on Power Delivery Network Transient Simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 2735-2748. | 1.9 | 4 |

| # | ARTICLE | IF | CITATIONS |
|----|---|-----|-----------|
| 73 | SMT-Based Contention-Free Task Mapping and Scheduling on SMART NoC. IEEE Embedded Systems Letters, 2021, 13, 158-161. | 1.3 | 4 |
| 74 | Efficient Partial Reluctance Extraction for Large-Scale Regular Power Grid Structures. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2009, E92-A, 1476-1484. | 0.2 | 4 |
| 75 | Skew Sensitivity Minimization Of Buffered Clock Tree. , 0, , . | | 3 |
| 76 | Design and implementation of a global router based on a new layout-driven timing model with three poles. , 0, , . | | 3 |
| 77 | Data flow partitioning with clock period and latency constraints. IEEE Transactions on Circuits and Systems Part 1: Regular Papers, 1997, 44, 210-220. | 0.1 | 3 |
| 78 | Reduced Order Modeling for RLC Interconnect Tree Using Hurwitz Polynomial. Analog Integrated Circuits and Signal Processing, 2002, 31, 193-208. | 0.9 | 3 |
| 79 | The Y-architecture: yet another on-chip interconnect solution. , 0, , . | | 3 |
| 80 | Layer Minimization of Escape Routing in Area Array Packaging. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, 2006, , . | 0.0 | 3 |
| 81 | Exploring the exponential integrators with Krylov subspace algorithms for nonlinear circuit simulation. , 2017, , . | | 3 |
| 82 | SAT-Based On-Track Bus Routing. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 735-747. | 1.9 | 3 |
| 83 | Many-Tier Vertical Gate-All-Around Nanowire FET Standard Cell Synthesis for Advanced Technology Nodes. IEEE Journal on Exploratory Solid-State Computational Devices and Circuits, 2021, 7, 52-60. | 1.1 | 3 |
| 84 | Monolithic 3D Semiconductor Footprint Scaling Exploration Based on VFET Standard Cell Layout Methodology, Design Flow, and EDA Platform. IEEE Access, 2022, 10, 65971-65981. | 2.6 | 3 |
| 85 | RLC interconnect delay estimation via moments of amplitude and phase response. , 0, , . | | 2 |
| 86 | A buffer planning algorithm based on dead space redistribution. , 0, , . | | 2 |
| 87 | Evaluating a bounded slice-line grid assignment in $O(n \log n)$ time. , 0, , . | | 2 |
| 88 | Floorplanning with Consideration of White Space Resource Distribution for Repeater Planning. , 0, , . | | 2 |
| 89 | Incremental Power Impedance Optimization Using Vector Fitting Modeling. , 2007, , . | | 2 |
| 90 | Fast Transient Simulation of Lossy Transmission Lines. , 2007, , . | | 2 |

| # | ARTICLE | IF | CITATIONS |
|-----|---|-----|-----------|
| 91 | Exploring Cardioneural Signals from Noninvasive ECG Measurement. , 2007, , . | | 2 |
| 92 | Two-stage newtonâ€“raphson method for transistor-level simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26, 881-895. | 1.9 | 2 |
| 93 | Layer minimization in escape routing for staggered-pin-array PCBs. , 2013, , . | | 2 |
| 94 | Dynamic analysis of power delivery network with nonlinear components using matrix exponential method. , 2015, , . | | 2 |
| 95 | Efficient Power Network Analysis with Modeling of Inductive Effects. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2010, E93-A, 1196-1203. | 0.2 | 2 |
| 96 | CoRe-ECO: Concurrent Refinement of Detailed Place-and-Route for an Efficient ECO Automation. , 2021, , . | | 2 |
| 97 | Design and System Technology Co-Optimization Sensitivity Prediction for VLSI Technology Development using Machine Learning. , 2021, , . | | 2 |
| 98 | Machine Learning Prediction for Design and System Technology Co-Optimization Sensitivity Analysis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022, 30, 1059-1072. | 2.1 | 2 |
| 99 | EARLY FEASIBILITY AND COST ASSESSMENT FOR MULTICHIP MODULE TECHNOLOGIES. International Journal of High Speed Electronics and Systems, 1995, 06, 441-458. | 0.3 | 1 |
| 100 | VLSI floorplanning with boundary constraints based on corner block list. , 0, , . | | 1 |
| 101 | Module placement with boundary constraints using O-tree representation. , 0, , . | | 1 |
| 102 | Balancing the interconnect topology for arrays of processors between cost and power. , 0, , . | | 1 |
| 103 | An algorithmic approach for generic parallel adders. , 2003, , . | | 1 |
| 104 | VLSI Block Placement with Alignment Constraints based on Corner Block List. , 0, , . | | 1 |
| 105 | Passive compensation for high performance inter-chip communication. , 2007, , . | | 1 |
| 106 | Timing-power optimization for mixed-radix Ling adders by integer linear programming. , 2008, , . | | 1 |
| 107 | Efficient frequency-dependent reluctance extraction for large-scale Power/Ground grid. , 2008, , . | | 1 |
| 108 | Efficient power network analysis with complete inductive modeling. , 2009, , . | | 1 |

| # | ARTICLE | IF | CITATIONS |
|-----|---|-----|-----------|
| 109 | Symmetrical buffer placement in clock trees for minimal skew immune to global on-chip variations. , 2009, , . | | 1 |
| 110 | Bus Matrix Synthesis Based on Steiner Graphs for Power Efficient System-on-Chip Communications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011, 30, 167-179. | 1.9 | 1 |
| 111 | Ultra-low power on-chip differential interconnects using high-resolution comparator. , 2012, , . | | 1 |
| 112 | A Parallel-in-Time Circuit Simulator for Power Delivery Networks with Nonlinear Load Models. , 2020, , . | | 1 |
| 113 | Floorplanning with abutment constraints and L-shaped/T-shaped blocks based on corner block list. , 0, , . | | 1 |
| 114 | Performance driven multiple-source bus synthesis using buffer insertion. , 0, , . | | 0 |
| 115 | Network partitioning into tree hierarchies. , 0, , . | | 0 |
| 116 | Cluster Refinement For Block Placement. , 0, , . | | 0 |
| 117 | Extending moment computation to 2-port circuit representations. , 0, , . | | 0 |
| 118 | Empirical Study of Block Placement by Cluster Refinement. VLSI Design, 1999, 10, 71-86. | 0.5 | 0 |
| 119 | A new efficient waveform simulation method for RLC interconnect via amplitude and phase approximation. , 0, , . | | 0 |
| 120 | A compact algorithm for placement design using corner block list representation. , 0, , . | | 0 |
| 121 | Stairway compaction using corner block list and its applications with rectilinear blocks. , 0, , . | | 0 |
| 122 | RCLK-VJ network reduction with Hurwitz polynomial approximation. , 0, , . | | 0 |
| 123 | Buffer allocation algorithm with consideration of routing congestion. , 0, , . | | 0 |
| 124 | A buffer planning algorithm with congestion optimization. , 0, , . | | 0 |
| 125 | A multi-level transmission line network approach for multi-giga hertz clock distribution. , 0, , . | | 0 |
| 126 | Efficient transient simulation for transistor-level analysis. , 0, , . | | 0 |

| # | ARTICLE | IF | CITATIONS |
|-----|---|-----|-----------|
| 127 | Buffer Planning Algorithm Based on Partial Clustered Floorplanning. , 0, , . | | 0 |
| 128 | Integrated algorithmic logical and physical design of integer multiplier. , 0, , . | | 0 |
| 129 | Communication latency aware low power NoC synthesis. Proceedings - Design Automation Conference, 2006, , . | 0.0 | 0 |
| 130 | An unconditional stable general operator splitting method for transistor level. , 0, , . | | 0 |
| 131 | Efficient timing analysis with known false paths using biclique covering. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26, 959-969. | 1.9 | 0 |
| 132 | High performance current-mode differential logic. , 2008, , . | | 0 |
| 133 | Study of visual stimulus waveforms via forced van der Pol oscillator model for SSVEP-based brain-computer interfaces. , 2013, , . | | 0 |
| 134 | FFTPL: An analytic placement algorithm using fast fourier transform for density equalization. , 2013, , . | | 0 |
| 135 | Minimizing the worst-case voltage noise for power distribution network using time-varying equivalent serial resistance. , 2013, , . | | 0 |
| 136 | MATEX: A distributed framework for transient simulation of power distribution networks. , 2014, , . | | 0 |
| 137 | Ratio of the Worst Case Noise and the Impedance of Power Distribution Network. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2014, 4, 1325-1334. | 1.4 | 0 |
| 138 | Worst Case Noise Prediction With Nonzero Current Transition Times for Power Grid Planning. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22, 607-620. | 2.1 | 0 |
| 139 | A fast time-domain EM-TCAD coupled simulation framework via matrix exponential with stiffness reduction. International Journal of Circuit Theory and Applications, 2016, 44, 833-850. | 1.3 | 0 |
| 140 | Arnoldi Algorithms with Structured Orthogonalization. SIAM Journal on Numerical Analysis, 2021, 59, 370-400. | 1.1 | 0 |
| 141 | EARLY FEASIBILITY AND COST ASSESSMENT FOR MULTICHIP MODULE TECHNOLOGIES. Selected Topics in Electronics and Systems, 1996, , 25-42. | 0.2 | 0 |