

Salim Ullah

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/7073249/publications.pdf>

Version: 2024-02-01

12
papers

221
citations

1307594

7
h-index

1720034

7
g-index

12
all docs

12
docs citations

12
times ranked

94
citing authors

#	ARTICLE	IF	CITATIONS
1	High-Performance Accurate and Approximate Multipliers for FPGA-Based Hardware Accelerators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41, 211-224.	2.7	38
2	DeMAS: An efficient design methodology for building approximate adders for FPGA-based systems. , 2018, , .		37
3	Area-Optimized Accurate and Approximate Softcore Signed Multiplier Architectures. IEEE Transactions on Computers, 2021, 70, 384-392.	3.4	36
4	SMApProxLib: Library of FPGA-based Approximate Multipliers. , 2018, , .		34
5	Energy-Efficient Low-Latency Signed Multiplier for FPGA-Based Hardware Accelerators. IEEE Embedded Systems Letters, 2021, 13, 41-44.	1.9	14
6	<i>AppAxO</i> : Designing <u>App</u> lication-specific <u>A</u> ppro <u>x</u> imate <u>O</u> perators for FPGA-based Embedded Systems. Transactions on Embedded Computing Systems, 2022, 21, 1-31.	2.9	14
7	LeAp: Leading-one Detection-based Softcore Approximate Multipliers with Tunable Accuracy. , 2020, , .		12
8	<i>ExPAN(N)D</i>: Exploring Posits for Efficient Artificial Neural Network Design in FPGA-Based Systems. IEEE Access, 2021, 9, 103691-103708.	4.2	12
9	ALigN: A Highly Accurate Adaptive Layerwise Log ₂ Lead Quantization of Pre-Trained Neural Networks. IEEE Access, 2020, 8, 118899-118911.	4.2	9
10	<i>ReLAccS</i>: A Multilevel Approach to Accelerator Design for Reinforcement Learning on FPGA-Based Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 1754-1767.	2.7	7
11	CLAppED: A Design Framework for Implementing Cross-Layer Approximation in FPGA-based Embedded Systems. , 2021, , .		5
12	<i>MemOReL</i>. , 2021, , .		3