

Pasquale Corsonello

List of Publications by Citations

Source: <https://exaly.com/author-pdf/6954463/pasquale-corsonello-publications-by-citations.pdf>

Version: 2024-04-23

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

116
papers

1,146
citations

16
h-index

27
g-index

132
ext. papers

1,527
ext. citations

2
avg, IF

4.59
L-index

#	Paper	IF	Citations
116	. <i>IEEE Journal of Solid-State Circuits</i> , 2011 , 46, 465-474	5.5	164
115	Low-Power Level Shifter for Multi-Supply Voltage Designs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2012 , 59, 922-926	3.5	54
114	Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 388-391	2.6	47
113	Area-Delay Efficient Binary Adders in QCA. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2014 , 22, 1174-1179	2.6	43
112	Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates. <i>International Journal of Circuit Theory and Applications</i> , 2014 , 42, 65-70	2	32
111	New Methodology for the Design of Efficient Binary Addition Circuits in QCA. <i>IEEE Nanotechnology Magazine</i> , 2012 , 11, 1192-1200	2.6	32
110	Design of Efficient Binary Comparators in Quantum-Dot Cellular Automata. <i>IEEE Nanotechnology Magazine</i> , 2014 , 13, 192-202	2.6	31
109	Adaptive Census Transform: A novel hardware-oriented stereovision algorithm. <i>Computer Vision and Image Understanding</i> , 2013 , 117, 29-41	4.3	30
108	A high-performance fully reconfigurable FPGA-based 2D convolution processor. <i>Microprocessors and Microsystems</i> , 2005 , 29, 381-391	2.4	28
107	Analytical Delay Model Considering Variability Effects in Subthreshold Domain. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2012 , 59, 168-172	3.5	25
106	Comparative analysis of yield optimized pulsed flip-flops. <i>Microelectronics Reliability</i> , 2012 , 52, 1679-1689	2	20
105	Fast Low-Cost Implementation of Single-Clock-Cycle Binary Comparator. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2008 , 55, 1239-1243	3.5	20
104	Low-cost FPGA stereo vision system for real time disparity maps calculation. <i>Microprocessors and Microsystems</i> , 2012 , 36, 281-288	2.4	18
103	Designing High-Speed Adders in Power-Constrained Environments. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2009 , 56, 172-176	3.5	17
102	Techniques for Leakage Energy Reduction in Deep Submicrometer Cache Memories. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2006 , 14, 1238-1249	2.6	17
101	Radial-Shaped Single Varactor-Tuned Phasing Line for Active Reflectarrays. <i>IEEE Transactions on Antennas and Propagation</i> , 2016 , 64, 3254-3259	4.9	17
100	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2014 , 61, 1456-1464	3.9	16

99	High-performance noise-tolerant circuit techniques for CMOS dynamic logic. <i>IET Circuits, Devices and Systems</i> , 2008 , 2, 537	1.1	16
98	SAD-Based Stereo Matching Circuit for FPGAs 2006 ,		16
97	Low bit rate image compression core for onboard space applications. <i>IEEE Transactions on Circuits and Systems for Video Technology</i> , 2006 , 16, 114-128	6.4	15
96	Beam-Scanning Reflectarray Based on a Single Varactor-Tuned Element. <i>International Journal of Antennas and Propagation</i> , 2012 , 2012, 1-5	1.2	14
95	A New Reconfigurable Coarse-Grain Architecture for Multimedia Applications 2007 ,		14
94	An Efficient Connected Component Labeling Architecture for Embedded Systems. <i>Journal of Low Power Electronics and Applications</i> , 2018 , 8, 7	1.7	13
93	Impact of Process Variations on Flip-Flops Energy and Timing Characteristics 2010 ,		13
92	Design of efficient QCA multiplexers. <i>International Journal of Circuit Theory and Applications</i> , 2016 , 44, 602-615	2	12
91	Low-power split-path data-driven dynamic logic. <i>IET Circuits, Devices and Systems</i> , 2009 , 3, 303-312	1.1	12
90	Fast and energy-efficient Manchester carry-bypass adders. <i>IET Circuits, Devices and Systems</i> , 2004 , 151, 497		12
89	An embedded machine vision system for an in-line quality check of assembly processes. <i>Procedia Manufacturing</i> , 2020 , 42, 211-218	1.5	12
88	Energy-Efficient Architecture for CNNs Inference on Heterogeneous FPGA. <i>Journal of Low Power Electronics and Applications</i> , 2020 , 10, 1	1.7	11
87	MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing 2007 , 159-168		11
86	Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2015 , 23, 3133-3137	2.6	10
85	Design of a reconfigurable reflectarray based on a varactor tuned element 2012 ,		10
84	A high-speed energy-efficient 64-bit reconfigurable binary adder. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2003 , 11, 939-943	2.6	10
83	Microprocessor-based FPGA implementation of SPIHT image compression subsystems. <i>Microprocessors and Microsystems</i> , 2005 , 29, 299-305	2.4	10
82	64-bit reconfigurable adder for low power media processing. <i>Electronics Letters</i> , 2002 , 38, 397	1.1	10

81	Energy-Quality Scalable Adders Based on Nonzeroing Bit Truncation. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 964-968	2.6	10
80	Energy-efficient single-clock-cycle binary comparator. <i>International Journal of Circuit Theory and Applications</i> , 2012 , 40, 237-246	2	9
79	Efficient memory architecture for image processing. <i>International Journal of Circuit Theory and Applications</i> , 2011 , 39, 351-356	2	9
78	A self-hosting configuration management system to mitigate the impact of Radiation-Induced Multi-Bit Upsets in SRAM-based FPGAs 2010 ,		9
77	A high flexible Early-Late Gate bit synchronizer in FPGA-based software defined radios 2008 ,		9
76	Variable precision arithmetic circuits for FPGA-based multimedia processors. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2004 , 12, 995-999	2.6	9
75	An efficient hardware-oriented stereo matching algorithm. <i>Microprocessors and Microsystems</i> , 2016 , 46, 21-33	2.4	9
74	Design of Real-Time FPGA-based Embedded System for Stereo Vision 2018 ,		8
73	An Efficient Hardware-Oriented Single-Pass Approach for Connected Component Analysis. <i>Sensors</i> , 2019 , 19,	3.8	8
72	Exploiting Self-Reconfiguration Capability to Improve SRAM-based FPGA Robustness in Space and Avionics Applications. <i>ACM Transactions on Reconfigurable Technology and Systems</i> , 2010 , 4, 1-22	2.7	8
71	Design of Energy Aware Adder Circuits Considering Random Intra-Die Process Variations. <i>Journal of Low Power Electronics and Applications</i> , 2011 , 1, 97-108	1.7	7
70	A new low-power high-speed single-clock-cycle binary comparator 2010 ,		7
69	Design-Space Exploration of Energy-Delay-Area Efficient Coarse-Grain Reconfigurable Datapath 2009 ,		7
68	A matrix product accelerator for field programmable systems on chip. <i>Microprocessors and Microsystems</i> , 2008 , 32, 53-67	2.4	7
67	A matrix product coprocessor for FPGA embedded soft processors		7
66	Multimodal background subtraction for high-performance embedded systems. <i>Journal of Real-Time Image Processing</i> , 2019 , 16, 1407-1423	1.9	7
65	Embedded surveillance system using background subtraction and Raspberry Pi 2015 ,		6
64	New performance/power/area efficient, reliable full adder design 2009 ,		6

63	VLSI implementations of efficient isotropic flexible 2D convolvers. <i>IET Circuits, Devices and Systems</i> , 2007 , 1, 263	1.1	6
62	A programmable carrier phase independent symbol timing recovery circuit for QPSK/OQPSK signals. <i>Microprocessors and Microsystems</i> , 2008 , 32, 437-446	2.4	6
61	Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications 2005 ,		6
60	Design and Evaluation of an Energy-Delay-Area Efficient Datapath for Coarse-Grain Reconfigurable Computing Systems. <i>Journal of Low Power Electronics</i> , 2009 , 5, 326-338	1.2	6
59	Efficient Approximate Adders for FPGA-Based Data-Paths. <i>Electronics (Switzerland)</i> , 2020 , 9, 1529	2.6	6
58	Approximate Multipliers With Dynamic Truncation for Energy Reduction via Graceful Quality Degradation. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2020 , 67, 3427-3431	3.5	5
57	Parallel architecture of power-of-two multipliers for FPGAs. <i>IET Circuits, Devices and Systems</i> , 2020 , 14, 381-389	1.1	5
56	Tapered-Vth Approach for Energy-Efficient CMOS Buffers. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2011 , 58, 2698-2707	3.9	5
55	A new noise-tolerant dynamic logic circuit design 2007 ,		5
54	An Efficient Bit-Detection and Timing Recovery Circuit for FPGAs 2006 ,		5
53	Design and demonstration of high throughput square rooting circuit. <i>Electronics Letters</i> , 1996 , 32, 434	1.1	5
52	Stereo vision architecture for heterogeneous systems-on-chip. <i>Journal of Real-Time Image Processing</i> , 2020 , 17, 393-415	1.9	5
51	Designing Fast Convolutional Engines for Deep Learning Applications 2018 ,		5
50	A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-on-Chip. <i>Electronics (Switzerland)</i> , 2020 , 9, 292	2.6	4
49	A sub-1 V nanowatt temperature-compensated sub-threshold CMOS voltage reference with 0.065%/V line sensitivity. <i>International Journal of Circuit Theory and Applications</i> , 2015 , 43, 421-426	2	4
48	A novel background subtraction method based on color invariants and grayscale levels 2014 ,		4
47	Design of high-speed low-power parallel-prefix adder trees in nanometer technologies. <i>International Journal of Circuit Theory and Applications</i> , 2014 , 42, 731-743	2	4
46	Efficient absolute difference circuits in Virtex-5 FPGAs 2010 ,		4

45	An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications. <i>Lecture Notes in Computer Science</i> , 2009 , 74-84	0.9	4
44	An efficient wavelet image encoder for FPGA-based designs		4
43	Efficient addition circuits for Modular design of processors-in-memory. <i>IEEE Transactions on Circuits and Systems Part 1: Regular Papers</i> , 2005 , 52, 1557-1567		4
42	VLSI circuits for low-power high-speed asynchronous addition. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2002 , 10, 608-613	2.6	4
41	A new high performance circuit for statistical carry lookahead addition. <i>International Journal of Electronics</i> , 1999 , 86, 713-722	1.2	4
40	High speed self-timed pipelined datapath for square rooting. <i>IET Circuits, Devices and Systems</i> , 1999 , 146, 16		4
39	High performance VLSI modules for division and square root. <i>Microprocessors and Microsystems</i> , 1998 , 22, 239-246	2.4	3
38	Power-Efficient High Throughput Reconfigurable Datapath Design for Portable Multimedia Devices 2008 ,		3
37	Variable Precision Multipliers for FPGA-Based Reconfigurable Computing Systems. <i>Lecture Notes in Computer Science</i> , 2003 , 661-669	0.9	3
36	CMOS buffer sizing for long on-chip interconnects. <i>Electronics Letters</i> , 1998 , 34, 1937	1.1	3
35	Efficient Architecture for Integral Image Computation on Heterogeneous FPGAs 2019 ,		2
34	Exploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology 2015 ,		2
33	A layout strategy for low-power voltage level shifters in 28nm UTBB FDSOI technology 2015 ,		2
32	Analyzing noise robustness of wide fan-in dynamic logic gates under process variations. <i>International Journal of Circuit Theory and Applications</i> , 2014 , 42, 452-467	2	2
31	A Low-Leakage Single-Ended 6T SRAM Cell 2010 ,		2
30	2007 ,		2
29	FPGA implementation of Bayesian neural networks for a stand-alone predictor of pollutants concentration in the air		2
28	High performance mixed-logic asynchronous datapaths with overlapped execution circuits. <i>International Journal of Electronics</i> , 2000 , 87, 1193-1208	1.2	2

27	Area-time-power tradeoff in cellular arrays VLSI implementations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2000 , 8, 614-624	2.6	2
26	Hybrid carry-select statistical carry look-ahead adder. <i>Electronics Letters</i> , 1999 , 35, 549	1.1	2
25	A New Dynamic Logic Circuit Design for an Effective Trade-Off between Noise-Immunity, Performance and Energy Dissipation. <i>Lecture Notes in Computer Science</i> , 2009 , 277-286	0.9	2
24	Automatic Microstructural Classification with Convolutional Neural Network. <i>Advances in Intelligent Systems and Computing</i> , 2019 , 170-181	0.4	2
23	2018 ,		2
22	VLSI Implementation of a Low-Power High-Speed Self-Timed Adder. <i>Lecture Notes in Computer Science</i> , 2000 , 195-204	0.9	2
21	Robust and High-Performance Machine Vision System for Automatic Quality Inspection in Assembly Processes.. <i>Sensors</i> , 2022 , 22,	3.8	2
20	Power supply noise in accurate delay model for the sub-threshold domain. <i>The Integration VLSI Journal</i> , 2015 , 50, 127-136	1.4	1
19	SIMD MULTIPLIERS FOR ACCELERATING EMBEDDED PROCESSORS IN FPGAs. <i>Journal of Circuits, Systems and Computers</i> , 2006 , 15, 537-550	0.9	1
18	Parallel Multipliers using 3-Bit-Scan without Overlapping Bits 2007 ,		1
17	Low-cost fully reconfigurable data-path for FPGA-based multimedia processor		1
16	A low-power sub-nanosecond standard-cells based adder		1
15	Efficient recursive multiply architecture for FPGAs. <i>Electronics Letters</i> , 2005 , 41, 1314	1.1	1
14	Design of 3:1 multiplexer standard cell. <i>Electronics Letters</i> , 2000 , 36, 1994	1.1	1
13	Efficient VLSI implementation of statistical carry lookahead adder. <i>Electronics Letters</i> , 1998 , 34, 876	1.1	1
12	High performance square rooting circuit using hybrid radix-2 adders. <i>Electronics Letters</i> , 1999 , 35, 185	1.1	1
11	Aggressive Approximation of the SoftMax Function for Power-Efficient Hardware Implementations. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2021 , 1-1	3.5	1
10	Tradeoffs in Digital Binary Adder Design: the effects of floorplanning, number of levels of metals, and supply voltage on performance and area. <i>Network Theory and Applications</i> , 2001 , 261-288		1

9	Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip. <i>Journal of Imaging</i> , 2020 , 6,	3.1	1
8	Accuracy Improved Low-Energy Multi-bit Approximate Adders in QCA. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2021 , 1-1	3.5	1
7	Approximate Down-Sampling Strategy for Power-Constrained Intelligent Systems. <i>IEEE Access</i> , 2022 , 1-1	3.5	0
6	Fast-squarer circuits using 3-bit-scan without overlapping bits. <i>International Journal of Circuit Theory and Applications</i> , 2011 , 39, 1037-1047	2	
5	An efficient self-timed adder realized using conventional CMOS standard cells. <i>International Journal of Electronics</i> , 2003 , 90, 413-422	1.2	
4	EFFICIENT RECONFIGURABLE MANCHESTER ADDERS FOR LOW-POWER MEDIA PROCESSING. <i>Journal of Circuits, Systems and Computers</i> , 2005 , 14, 57-63	0.9	
3	Estimation of power dissipation for transmission lines in deep-submicrometer ULSI circuits. <i>Microwave and Optical Technology Letters</i> , 1999 , 22, 97-101	1.2	
2	Fast Low-Power 64-Bit Modular Hybrid Adder. <i>Lecture Notes in Computer Science</i> , 2005 , 609-617	0.9	
1	Energy Efficient Coarse-Grain Reconfigurable Array for Accelerating Digital Signal Processing. <i>Lecture Notes in Computer Science</i> , 2009 , 297-306	0.9	