## G Edward Suh

## List of Publications by Year in Descending Order

Source: https://exaly.com/author-pdf/674510/g-edward-suh-publications-by-year.pdf

Version: 2024-04-09

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

54	1,633	17	40
papers	citations	h-index	g-index
63	2,087 ext. citations	1.4	5.01
ext. papers		avg, IF	L-index

#	Paper	IF	Citations
54	Reverse Engineering CNN Models using Side-Channel Attacks. <i>IEEE Design and Test</i> , <b>2022</b> , 1-1	1.4	O
53	Sinan: ML-based and QoS-aware resource management for cloud microservices 2021,		7
52	BCD deduplication: effective memory compression using partial cache-line deduplication 2021,		1
51	Guessing Outputs of Dynamically Pruned CNNs Using Memory Access Patterns. <i>IEEE Computer Architecture Letters</i> , <b>2021</b> , 20, 98-101	1.8	
50	. IEEE Robotics and Automation Letters, <b>2020</b> , 5, 6884-6891	4.2	1
49	TWiCe <b>2019</b> ,		18
48	Designing Secure Cryptographic Accelerators with Information Flow Enforcement 2019,		3
47	Boosting the Performance of CNN Accelerators with Dynamic Fine-Grained Channel Gating 2019,		11
46	TWiCe: Time Window Counter Based Row Refresh to Prevent Row-Hammering. <i>IEEE Computer Architecture Letters</i> , <b>2018</b> , 17, 96-99	1.8	9
45	FPGA-Based Remote Power Side-Channel Attacks <b>2018</b> ,		65
44	Reverse engineering convolutional neural networks through side-channel information leaks 2018,		20
43	High-level synthesis with timing-sensitive information flow enforcement 2018,		9
42	HyperFlow <b>2018</b> ,		13
41	An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware <b>2018</b> ,		11
40	Reverse Engineering Convolutional Neural Networks Through Side-channel Information Leaks <b>2018</b> ,		7
39	Secure Autonomous Cyber-Physical Systems Through Verifiable Information Flow Control 2018,		3
38	Verification of a Practical Hardware Security Architecture Through Static Information Flow Analysis <b>2017</b> ,		23

37	Secure Information Flow Verification with Mutable Dependent Types 2017,		9
36	Verification of a Practical Hardware Security Architecture Through Static Information Flow Analysis. <i>Operating Systems Review (ACM)</i> , <b>2017</b> , 51, 555-568	0.8	1
35	Verification of a Practical Hardware Security Architecture Through Static Information Flow Analysis. <i>ACM SIGPLAN Notices</i> , <b>2017</b> , 52, 555-568	0.2	
34	Verification of a Practical Hardware Security Architecture Through Static Information Flow Analysis. <i>Computer Architecture News</i> , <b>2017</b> , 45, 555-568		6
33	Efficient data supply for hardware accelerators with prefetching and access/execute decoupling <b>2016</b> ,		8
32	Prediction-Guided Performance-Energy Trade-off with Continuous Run-Time Adaptation <b>2016</b> ,		5
31	A Hardware Design Language for Timing-Sensitive Information-Flow Security 2015,		63
30	Prediction-guided performance-energy trade-off for interactive applications 2015,		20
29	Execution time prediction for energy-efficient hardware accelerators 2015,		11
28	A Hardware Design Language for Timing-Sensitive Information-Flow Security. <i>Computer Architecture News</i> , <b>2015</b> , 43, 503-516		12
27	Understanding sources of variations in flash memory for physical unclonable functions 2014,		10
26	Author retrospective AEGIS <b>2014</b> ,		4
25	Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication <b>2013</b> ,		2
24	. IEEE Transactions on Computers, <b>2013</b> , 62, 59-73	2.5	15
23	Hiding Information in Flash Memory <b>2013</b> ,		6
22	Non-race concurrency bug detection through order-sensitive critical sections 2013,		3
21	Efficient Timing Channel Protection for On-Chip Networks <b>2012</b> ,		61
20	Worst-case execution time analysis for parallel run-time monitoring 2012,		2

19	Flash Memory for Ubiquitous Hardware Security Functions: True Random Number Generation and Device Fingerprints <b>2012</b> ,		65
18	High-performance parallel accelerator for flexible and efficient run-time monitoring 2012,		19
17	Fast development of hardware-based run-time monitors through architecture framework and high-level synthesis <b>2012</b> ,		2
16	Precise exception support for decoupled run-time monitoring architectures <b>2011</b> ,		1
15	Analysis of application-aware on-chip routing under traffic uncertainty 2011,		3
14	SRAM-DRAM hybrid memory with applications to efficient register files in fine-grained multi-threading <b>2011</b> ,		38
13	A non-volatile microcontroller with integrated floating-gate transistors 2011,		26
12	Low power nonvolatile SRAM circuit with integrated low voltage nanocrystal PMOS Flash 2010,		2
11	Orthrus. ACM SIGPLAN Notices, <b>2010</b> , 45, 371-384	0.2	O
10	Orthrus <b>2010</b> ,		8
10	Orthrus <b>2010</b> , IVEC <b>2010</b> ,		9
9	IVEC <b>2010</b> ,  Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable		9
9	IVEC <b>2010</b> ,  Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric <b>2010</b> ,		9
9 8 7	IVEC 2010,  Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric 2010,  Orthrus. Computer Architecture News, 2010, 38, 371-384  Hardware authentication leveraging performance limits in detailed simulations and emulations		9 41 6
9 8 7	IVEC 2010,  Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric 2010,  Orthrus. Computer Architecture News, 2010, 38, 371-384  Hardware authentication leveraging performance limits in detailed simulations and emulations 2009,		9 41 6 5
9 8 7 6	IVEC 2010,  Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric 2010,  Orthrus. Computer Architecture News, 2010, 38, 371-384  Hardware authentication leveraging performance limits in detailed simulations and emulations 2009,  Static virtual channel allocation in oblivious routing 2009,  Physical unclonable functions for device authentication and secret key generation. Proceedings -		9 41 6 5

334

Secure program execution via dynamic information flow tracking **2004**,