

Devarshi Mrinal Das

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/6267782/publications.pdf>

Version: 2024-02-01

15
papers

77
citations

1684188

5
h-index

1588992

8
g-index

15
all docs

15
docs citations

15
times ranked

62
citing authors

#	ARTICLE	IF	CITATIONS
1	A novel low-noise fully differential CMOS instrumentation amplifier with 1.88 noise efficiency factor for biomedical and sensor applications. <i>Microelectronics Journal</i> , 2016, 53, 35-44.	2.0	23
2	Analysis of Parasitic Effects in a Crossbar in CMOS Based Neuromorphic System for Pattern Recognition Using Memristive Synapses. <i>IEEE Nanotechnology Magazine</i> , 2022, 21, 380-389.	2.0	8
3	Design considerations for high-CMRR low-power current mode instrumentation amplifier for biomedical data acquisition systems. , 2014, , .		7
4	A pulse oximeter system, OxiSense , with embedded signal processing using an ultra-low power ASIC designed for testability. <i>Microelectronics Journal</i> , 2018, 72, 1-10.	2.0	6
5	0.43-nJ/bit OOK Transmitter for Wearable and Implantable Devices in 400-MHz MedRadio Band. <i>IEEE Microwave and Wireless Components Letters</i> , 2018, 28, 263-265.	3.2	6
6	Analysis of Parasitics on CMOS based Memristor Crossbar Array for Neuromorphic Systems. , 2021, , .		6
7	Full CMOS Implementation of Bidirectional Associative Memory Neural Network with Analog Memristive Synapse. , 2021, , .		6
8	Design and development of an Internet of Things enabled wearable ExG measuring system with a novel signal processing algorithm for electrocardiogram. <i>IET Circuits, Devices and Systems</i> , 2019, 13, 903-907.	1.4	5
9	A sub-1V, 120 nW, PVT-variation Tolerant, Tunable and Scalable Voltage Reference with 60 d. <i>IEEE Nanotechnology Magazine</i> , 2017, , 1-1.	2.0	4
10	A noise-power-area optimized novel programmable gain and bandwidth instrumentation amplifier for biomedical applications. , 2017, , .		2
11	A mismatch insensitive reconfigurable discrete time biosignal conditioning circuit in 180 nm MM CMOS technology. , 2016, , .		1
12	Noise-power-area optimised design procedure for OTAs with complementary input transistors for neural amplifiers. <i>IET Circuits, Devices and Systems</i> , 2020, 14, 702-706.	1.4	1
13	Adaptive analogue calibration technique to compensate electrode motion artefacts in biopotential recording. <i>IET Circuits, Devices and Systems</i> , 2020, 14, 327-332.	1.4	1
14	A low power $8 \times 2^{n-1}$ PRBS generator using Exclusive-OR gate merged D flip-flops. , 2021, , .		1
15	A CMOS based High Resolution All-Digital Temperature Sensor with Low Power Supply Sensitivity. , 2021, , .		0