

Chi-Ying Tsui

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/6235395/publications.pdf>

Version: 2024-02-01

175
papers

4,357
citations

147801

31
h-index

149698

56
g-index

177
all docs

177
docs citations

177
times ranked

3120
citing authors

#	ARTICLE	IF	CITATIONS
1	Energy-Efficient Dual-Node-Upset-Recoverable 12T SRAM for Low-Power Aerospace Applications. IEEE Access, 2023, 11, 20184-20195.	4.2	6
2	Tight Compression: Compressing CNN Through Fine-Grained Pruning and Weight Permutation for Efficient Implementation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, 42, 644-657.	2.7	3
3	Electrical stimulation at nanoscale topography boosts neural stem cell neurogenesis through the enhancement of autophagy signaling. Biomaterials, 2021, 268, 120585.	11.4	34
4	Tight Compression: Compressing CNN Model Tightly Through Unstructured Pruning and Simulated Annealing Based Permutation. , 2020, , .		8
5	A Two-Stage Adaptive Successive Cancellation List Decoding for Polar Codes. , 2019, , .		1
6	Design of Sub-Gigahertz Reconfigurable RF Energy Harvester From $\hat{\sim}22$ to 4 dBm With 99.8% Peak MPPT Power Efficiency. IEEE Journal of Solid-State Circuits, 2019, 54, 2601-2613.	5.4	55
7	A $\hat{\sim}12.3$ dBm UHF Passive RFID Sense Tag for Grid Thermal Monitoring. IEEE Transactions on Industrial Electronics, 2019, 66, 8811-8820.	7.9	20
8	A high-throughput and energy-efficient RRAM-based convolutional neural network using data encoding and dynamic quantization. , 2018, , .		11
9	Analysis and Design of a Ripple Reduction Chopper Bandpass Amplifier. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 1185-1195.	5.4	11
10	On Path Memory in List Successive Cancellation Decoder of Polar Codes. , 2018, , .		2
11	A $10.6 \text{ pJ} \cdot \text{K}^{-2}$ Resolution FoM Temperature Sensor Using Astable Multivibrator. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65, 869-873.	3.0	12
12	Polyimide-Based Flexible 3-Coil Inductive Link Design and Optimization. , 2018, , .		4
13	A Simplified PWM Controller for Wireless Power Receiver Using a 3-Mode Reconfigurable Resonant Regulating Rectifier. , 2018, , .		0
14	Dual Transduction Surface Acoustic Wave Gas Sensor for VOC Discrimination. IEEE Electron Device Letters, 2018, 39, 1920-1923.	3.9	28
15	Ultra-Low-Power Smart Electronic Nose System Based on Three-Dimensional Tin Oxide Nanotube Arrays. ACS Nano, 2018, 12, 6079-6088.	14.6	88
16	Efficient Partial-Sum Network Architectures for List Successive-Cancellation Decoding of Polar Codes. IEEE Transactions on Signal Processing, 2018, 66, 3848-3858.	5.3	8
17	A High-Throughput Architecture of List Successive Cancellation Polar Codes Decoder With Large List Size. IEEE Transactions on Signal Processing, 2018, 66, 3859-3874.	5.3	24
18	SparseNN: An energy-efficient neural network accelerator exploiting input and output sparsity. , 2018, , .		22

#	ARTICLE	IF	CITATIONS
19	A Low-Power Compression-Based CMOS Image Sensor With Microshift-Guided SAR ADC. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65, 1350-1354.	3.0	8
20	Room-Temperature Dual-mode CMOS Gas-FET Sensor for Diabetes Detection. , 2018, , .		2
21	A Fully Integrated Analog Front End for Biopotential Signal Sensing. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 3800-3809.	5.4	34
22	Wireless Power Transfer System With $\Sigma\Delta$ -Modulated Transmission Power and Fast Load Response for Implantable Medical Devices. IEEE Transactions on Circuits and Systems II: Express Briefs, 2017, 64, 279-283.	3.0	32
23	BHNN: A memory-efficient accelerator for compressing deep neural networks with blocked hashing techniques. , 2017, , .		5
24	A 6.78-MHz Single-Stage Wireless Power Receiver Using a 3-Mode Reconfigurable Resonant Regulating Rectifier. IEEE Journal of Solid-State Circuits, 2017, 52, 1412-1423.	5.4	65
25	An implementation of list successive cancellation decoder with large list size for polar codes. , 2017, , .		10
26	High-Throughput and Energy-Efficient Belief Propagation Polar Code Decoder. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 1098-1111.	3.1	60
27	A low-offset dynamic comparator with area-efficient and low-power offset cancellation. , 2017, , .		6
28	Concatenated LDPC-polar codes decoding through belief propagation. , 2017, , .		14
29	Optic Nerve Stimulation System with Adaptive Wireless Powering and Data Telemetry. Micromachines, 2017, 8, 368.	2.9	7
30	Low-Complexity List Successive-Cancellation Decoding of Polar Codes Using List Pruning. , 2016, , .		9
31	An Implantable Medical Device for Transcorneal Electrical Stimulation: Packaging Structure, Process Flow, and Toxicology Test. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2016, , 1-7.	2.5	2
32	21.7 A 6.78MHz 6W wireless power receiver with a 3-level $1\bar{A}$ / $\hat{A}^{1/2}$ \bar{A} / $0\bar{A}$ reconfigurable resonant regulating rectifier. , 2016, , .		8
33	Performance Evaluation of NoC-Based Multicore Systems. ACM Transactions on Design Automation of Electronic Systems, 2016, 21, 1-38.	2.6	16
34	A low-power chopper bandpass amplifier for biopotential sensors. , 2016, , .		3
35	An indoor solar energy harvesting system using dual mode SIDO converter with fully digital time-based MPPT. , 2016, , .		6
36	A WLAN 2.4-GHz RF energy harvesting system with reconfigurable rectifier for wireless sensor network. , 2016, , .		17

#	ARTICLE	IF	CITATIONS
37	Low-latency approximate matrix inversion for high-throughput linear pre-coders in massive MIMO. , 2016, , .		12
38	Hardware decoders for polar codes: An overview. , 2016, , .		16
39	A Low-Latency List Successive-Cancellation Decoding Implementation for Polar Codes. IEEE Journal on Selected Areas in Communications, 2016, 34, 303-317.	14.0	41
40	Reconfigurable Resonant Regulating Rectifier With Primary Equalization for Extended Coupling- and Loading-Range in Bio-Implant Wireless Power Transfer. IEEE Transactions on Biomedical Circuits and Systems, 2016, 9, 1-1.	4.0	26
41	LRADNN: High-throughput and energy-efficient Deep Neural Network accelerator using Low Rank Approximation. , 2016, , .		3
42	BiLink: A high performance NoC router architecture using bi-directional link with double data rate. The Integration VLSI Journal, 2016, 55, 30-42.	2.1	6
43	A Support Vector Regression (SVR)-Based Latency Model for Network-on-Chip (NoC) Architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35, 471-484.	2.7	38
44	Fluxless packaging of an implantable medical device for transcorneal electrical stimulation. , 2015, , .		1
45	A fast variable block size motion estimation algorithm with refined search range for a two-layer data reuse scheme. , 2015, , .		2
46	UHF energy harvesting system using reconfigurable rectifier for wireless sensor network. , 2015, , .		9
47	Low complexity belief propagation polar code decoder. , 2015, , .		16
48	Power Management Analysis of Inductively-Powered Implants with 1X/2X Reconfigurable Rectifier. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62, 617-624.	5.4	27
49	A 13.56 MHz Wireless Power Transfer System With Reconfigurable Resonant Regulating Rectifier and Wireless Power Control for Implantable Medical Devices. IEEE Journal of Solid-State Circuits, 2015, 50, 978-989.	5.4	228
50	12.8 Wireless power transfer system using primary equalizer for coupling- and load-range extension in bio-implant applications. , 2015, , .		29
51	Low-latency list decoding of polar codes with double thresholding. , 2015, , .		26
52	FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 1854-1867.	3.1	10
53	An efficient Network-on-Chip (NoC) based multicore platform for hierarchical parallel genetic algorithms. , 2014, , .		23
54	Disease Diagnosis-on-a-Chip. , 2014, , .		14

#	ARTICLE	IF	CITATIONS
55	A fast intermode decision algorithm based on analysis of inter prediction residual. , 2014, , .		0
56	Low-latency MAP demapper architecture for coded modulation with iterative decoding. , 2014, , .		1
57	Efficient wireless power transmission technology based on above-CMOS integrated (ACI) high quality inductors. , 2014, , .		8
58	An adaptive wireless powering and data telemetry system for optic nerve stimulation. , 2014, , .		12
59	A Novel Single-Inductor Dual-Input Dual-Output DC-DC Converter With PWM Control for Solar Energy Harvesting System. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22, 1693-1704.	3.1	77
60	A 13.56MHz wireless power transfer system with reconfigurable resonant regulating rectifier and wireless power control for implantable medical devices. , 2014, , .		3
61	An Efficient Partial-Sum Network Architecture for Semi-Parallel Polar Codes Decoder Implementation. IEEE Transactions on Signal Processing, 2014, 62, 3165-3179.	5.3	52
62	A comprehensive and accurate latency model for Network-on-Chip performance analysis. , 2014, , .		23
63	A 13.56MHz fully integrated 1X/2X active rectifier with compensated bias current for inductively powered devices. , 2013, , .		24
64	Performance evaluation of multicore systems: From traffic analysis to latency predictions (Embedded) Tj ETQq0 0 0 rgBT /Overlock 10 TF		
65	Energy Harvesting and Power Delivery for Implantable Medical Devices. Foundations and Trends in Electronic Design Automation, 2013, 7, 179-246.	1.0	16
66	A flit-level speedup scheme for network-on-chips using self-reconfigurable bi-directional channels. , 2012, , .		1
67	Solar energy harvesting system design using re-configurable charge pump. , 2012, , .		8
68	A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture. , 2012, , .		31
69	Low-Complexity Rotated QAM Demapper for the Iterative Receiver Targeting DVB-T2 Standard. , 2012, , .		7
70	A novel offset cancellation technique for dynamic comparator latch. , 2012, , .		4
71	A new charge pump analysis and efficiency optimization method for on-chip charge pump. , 2012, , .		1
72	Rate and Power Allocation for 2-Level Superposition Coded Modulation Supporting Both Unicast and Multicast Traffic. , 2012, , .		0

#	ARTICLE	IF	CITATIONS
73	Analysis and Design Strategy of On-Chip Charge Pumps for Micro-power Energy Harvesting Applications. International Federation for Information Processing, 2012, , 158-186.	0.4	12
74	A thermal-aware application specific routing algorithm for Network-on-Chip design. , 2011, , .		11
75	Design and analysis of on-chip charge pumps for micro-power energy harvesting applications. , 2011, , .		20
76	Efficient iterative receiver for LDPC coded wireless IPTV system. , 2011, , .		1
77	Thermal modeling of three-dimensional integrated circuits considering the thermal removal capability of different TSVs. , 2011, , .		1
78	A fault-tolerant NoC using combined link sharing and partial fault link utilization scheme. , 2011, , .		0
79	Low energy multi-stage level converter for sub-threshold logic. IET Computers and Digital Techniques, 2011, 5, 375.	1.2	0
80	Vibration Energy Scavenging System With Maximum Power Tracking for Micropower Applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011, 19, 2109-2119.	3.1	90
81	A fault-tolerant network-on-chip design using dynamic reconfiguration of partial-faulty routing resources. , 2011, , .		0
82	A low-complexity image compression algorithm for Address-Event Representation (AER) PWM image sensors. , 2011, , .		4
83	A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor. , 2010, , .		78
84	System level power optimizations for EPC RFID tags to improve sensitivity using load power shaping and operation scheduling. , 2010, , .		2
85	Analysis of the heat removal capability of the power distribution network in 3D ICs. , 2010, , .		2
86	Joint Routing and Sleep Scheduling for Lifetime Maximization of Wireless Sensor Networks. IEEE Transactions on Wireless Communications, 2010, 9, 2258-2267.	9.2	74
87	A single inductor DIDO DC-DC converter for solar energy harvesting applications using band-band control. , 2010, , .		10
88	An Energy Efficient Layered Decoding Architecture for LDPC Decoder. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010, 18, 1185-1195.	3.1	27
89	A System-on-Chip EPC Gen-2 Passive UHF RFID Tag With Embedded Temperature Sensor. IEEE Journal of Solid-State Circuits, 2010, , .	5.4	72
90	Maximizing the harvested energy for micro-power applications through efficient MPPT and PMU design. , 2010, , .		3

#	ARTICLE	IF	CITATIONS
91	A single inductor dual input dual output DC-DC converter with hybrid supplies for solar energy harvesting applications. , 2009, , .		12
92	Low energy level converter design for sub-V _{th} logics. , 2009, , .		1
93	Improving the hardware utilization efficiency of partially parallel LDPC decoder with scheduling and sub-matrix decomposition. , 2009, , .		4
94	An inductor-less MPPT design for light energy harvesting systems. , 2009, , .		3
95	The Design of a Micro Power Management System for Applications Using Photovoltaic Cells With the Maximum Output Power Control. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17, 1138-1142.	3.1	110
96	A hybrid algorithm and its re-configurable architecture for MIMO detector. , 2009, , .		3
97	A low energy two-step successive approximation algorithm for ADC design. , 2009, , .		6
98	Regulated Switched-Capacitor Doubler With Interleaving Control for Continuous Output Regulation. IEEE Journal of Solid-State Circuits, 2009, 44, 1112-1120.	5.4	35
99	Minimizing the dynamic and sub-threshold leakage power consumption using least leakage vector-assisted technology mapping. The Integration VLSI Journal, 2008, 41, 76-86.	2.1	6
100	An energy-adaptive MPPT power management unit for micro-power vibration energy harvesting. , 2008, , .		8
101	A Low Energy Two-Step Successive Approximation Algorithm for ADC Design. , 2008, , .		6
102	Ultra Fast Fixed-Frequency Hysteretic Buck Converter With Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications. IEEE Journal of Solid-State Circuits, 2008, 43, 815-822.	5.4	104
103	A Single-Chip UHF RFID Reader in 0.18 μm CMOS Process. IEEE Journal of Solid-State Circuits, 2008, 43, 1741-1754.	5.4	52
104	An SC voltage regulator with novel area-efficient continuous output regulation by dual-branch interleaving control scheme. , 2008, , .		0
105	Integrated single-inductor dual-input dual-output boost converter for energy harvesting applications. , 2008, , .		16
106	A low power layered decoding architecture for LDPC decoder implementation for IEEE 802.11n LDPC codes. , 2008, , .		5
107	Threshold Voltage Start-up Boost Converter for Sub-mA Applications. , 2008, , .		13
108	A Batteryless Vibration-based Energy Harvesting System for Ultra Low Power Ubiquitous Applications. , 2007, , .		13

#	ARTICLE	IF	CITATIONS
109	Vibration energy scavenging and management for ultra low power applications. , 2007, , .		19
110	A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic. Solid-State Circuits Conference, 2008 ESSCIRC 2008 34th European, 2007, , .	0.0	24
111	Analysis and Design Strategy of UHF Micro-Power CMOS Rectifiers for Micro-Sensor and RFID Applications. IEEE Transactions on Circuits and Systems Part 1: Regular Papers, 2007, 54, 153-166.	0.1	270
112	A <emphasistype="smcaps">mux</emphasi>-based High-Performance Single-Cycle CMOS Comparator. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2007, 54, 591-595.	2.2	42
113	A micro power management system and maximum output power control for solar energy harvesting applications. , 2007, , .		34
114	A Scalable Frame-Level Pipelined Architecture for FSBM Motion Estimation. , 2007, , .		7
115	An Ultra Fast Fixed Frequency Buck Converter with Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications. , 2007, , .		4
116	Low-Power Limited-Search Parallel State Viterbi Decoder Implementation Based on Scarce State Transition. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15, 1172-1176.	3.1	20
117	A Mixed-Signal Architecture of Channel Select Filtering with Oversampled ADC for Multi-Standard RFID Reader Receiver. , 2007, , .		2
118	An Inductor-less Micro Solar Power Management System Design for Energy Harvesting Applications. , 2007, , .		29
119	Corrections to “Analysis and Design Strategy of UHF Micro-Power CMOS Rectifiers for Micro-Sensor and RFID Applications”. IEEE Transactions on Circuits and Systems Part 1: Regular Papers, 2007, 54, 1406-1406.	0.1	3
120	Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands. Proceedings - Design Automation Conference, 2007, , .	0.0	5
121	Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems. Proceedings - Design Automation Conference, 2006, , .	0.0	3
122	Integrated Low-Loss CMOS Active Rectifier for Wirelessly Powered Devices. IEEE Transactions on Circuits and Systems Part 2: Express Briefs, 2006, 53, 1378-1382.	2.2	203
123	A low power Viterbi decoder implementation using scarce state transition and path pruning scheme for high throughput wireless applications. , 2006, , .		4
124	Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems. , 2006, , .		15
125	Low Complexity SST Viterbi Decoder. , 2006, , .		1
126	A programmable integrated digital controller for switching converters with dual-band switching and complex pole-zero compensation. IEEE Journal of Solid-State Circuits, 2005, 40, 772-780.	5.4	32

#	ARTICLE	IF	CITATIONS
127	A data discarding framework for reducing the energy consumption of Viterbi decoder in decoding broadcasted wireless multi-resolution JPEG2000 images. , 2005, , .		0
128	Minimizing energy consumption of hard real-time systems with simultaneous tasks scheduling and voltage assignment using statistical data. , 2004, , .		0
129	An Integrated One-Cycle Control Buck Converter With Adaptive Output and Dual Loops for Output Error Correction. IEEE Journal of Solid-State Circuits, 2004, 39, 140-149.	5.4	75
130	Single-inductor multiple-output switching converters with time-multiplexing control in discontinuous conduction mode. IEEE Journal of Solid-State Circuits, 2003, 38, 89-100.	5.4	300
131	A pseudo-CCM/DCM SIMO switching converter with freewheel switching. IEEE Journal of Solid-State Circuits, 2003, 38, 1007-1014.	5.4	274
132	A gate duplication technique for timing optimization. Canadian Journal of Electrical and Computer Engineering, 2003, 28, 37-40.	2.0	2
133	Reducing power consumption of turbo-code decoder using adaptive iteration with variable supply voltage. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001, 9, 34-41.	3.1	7
134	Low Power Rake Receiver and Viterbi Decoder Design for CDMA Applications. Wireless Personal Communications, 2000, 14, 49-64.	2.7	3
135	Low-power VLSI design for motion estimation using adaptive pixel truncation. IEEE Transactions on Circuits and Systems for Video Technology, 2000, 10, 669-678.	8.3	114
136	Gate-level power estimation using tagged probabilistic simulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998, 17, 1099-1107.	2.7	58
137	Low-power state assignment targeting two- and multilevel logic implementations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998, 17, 1281-1291.	2.7	42
138	Power estimation methods for sequential logic circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995, 3, 404-416.	3.1	100
139	Power efficient technology decomposition and mapping under an extended power consumption model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, 13, 1110-1122.	2.7	44
140	Improving the efficiency of power simulators by input vector compaction. , 0, , .		10
141	An efficient and reconfigurable VLSI architecture for different block matching motion estimation algorithms. , 0, , .		4
142	Low power motion estimation design using adaptive pixel truncation. , 0, , .		0
143	VLSI design of an ATM switch with automatic fault detection. , 0, , .		2
144	Towards the capability of providing power-area-delay trade-off at the register transfer level. , 0, , .		4

#	ARTICLE	IF	CITATIONS
145	Finite state machine partitioning for low power. , 0, , .		4
146	Adaptive tracking of optimal bit and power allocation for OFDM systems in time-varying channels. , 0, , .		10
147	Low power ACS unit design for the Viterbi decoder [CDMA wireless systems]. , 0, , .		4
148	Composite interference cancellation scheme for CDMA systems. , 0, , .		0
149	Low power controller optimization based on data path pattern extraction. , 0, , .		0
150	VLSI implementation of rake receiver for IS-95 CDMA testbed using FPGA. , 0, , .		3
151	Low power 2-D array VLSI architecture for block matching motion estimation using computation suspension. , 0, , .		0
152	VLSI implementation of a switch fabric for mixed ATM and IP traffic. , 0, , .		0
153	A low complexity architecture of the V-BLAST system. , 0, , .		39
154	A 1.8 V single-inductor dual-output switching converter for power reduction techniques. , 0, , .		17
155	A single-inductor dual-output integrated DC/DC boost converter for variable voltage scheduling. , 0, , .		1
156	Single-inductor multiple-output switching converters with bipolar outputs. , 0, , .		14
157	A pseudo-CCM/DCM SIMO switching converter with freewheel switching. , 0, , .		0
158	A pseudo-CCM/DCM SIMO switching converter with freewheel switching. , 0, , .		1
159	Performance study of OFDM receiver using FFT based on log number system. , 0, , .		1
160	A VLSI architecture of a K-best lattice decoding algorithm for MIMO channels. , 0, , .		171
161	Bi-directional integrated charge pumps. , 0, , .		0
162	Stable round-robin scheduling algorithms for high-performance input queued switches. , 0, , .		10

#	ARTICLE	IF	CITATIONS
163	Simultaneous task allocation, scheduling and voltage assignment for multiple-processors-core systems using mixed integer nonlinear programming. , 0, , .		1
164	Minimizing energy consumption of multiple-processors-core systems with simultaneous task allocation, scheduling and voltage assignment. , 0, , .		5
165	Least leakage vector assisted technology mapping for total power optimization. , 0, , .		0
166	Dynamic reconfigurable bus encoding scheme for reducing the energy consumption of deep sub-micron instruction bus. , 0, , .		2
167	Re-configurable bus encoding scheme for reducing power consumption of the cross coupling capacitance for deep sub-micron instruction bus. , 0, , .		4
168	A threshold-based algorithm and VLSI architecture of a K-best Lattice Decoder for MIMO Systems. , 0, , .		8
169	Exploiting Dynamic Workload Variation in Low Energy Preemptive Task Scheduling. , 0, , .		11
170	Charge Redistribution Loss Consideration in Optimal Charge Pump Design. , 0, , .		11
171	Ultra-low voltage power management and computation methodology for energy harvesting applications. , 0, , .		10
172	Gate Control Strategies for High Efficiency Charge Pumps. , 0, , .		22
173	Ultra-low voltage power management circuit and computation methodology for energy harvesting applications. , 0, , .		0
174	High Efficiency Cross-Coupled Doubler with No Reversion Loss. , 0, , .		10
175	A charge based computation system and control strategy for energy harvesting applications. , 0, , .		2