## Shanshan Liu

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/586854/publications.pdf Version: 2024-02-01



#	Article	IF	CITATIONS
1	An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24,12) Extended Golay Code. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 1603-1606.	3.1	28
2	Design and Evaluation of Low-Complexity Radiation Hardened CMOS Latch for Double-Node Upset Tolerance. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 1925-1935.	5.4	28
3	A Layout-Based Soft Error Vulnerability Estimation Approach for Combinational Circuits Considering Single Event Multiple Transients (SEMTs). IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2019, 38, 1109-1122.	2.7	17
4	Result-Based Re-computation for Error-Tolerant Classification by a Support Vector Machine. IEEE Transactions on Artificial Intelligence, 2020, 1, 62-73.	4.7	15
5	Detection of Limited Magnitude Errors in Emerging Multilevel Cell Memories by One-Bit Parity (OBP) or Two-Bit Parity (TBP). IEEE Transactions on Emerging Topics in Computing, 2021, 9, 1792-1802.	4.6	14
6	Extend orthogonal Latin square codes for 32-bit data protection in memory applications. Microelectronics Reliability, 2016, 63, 278-283.	1.7	13
7	Single Event Transient Tolerant Bloom Filter Implementations. IEEE Transactions on Computers, 2017, 66, 1831-1836.	3.4	11
8	A Double Error Correction Code for 32-Bit Data Words With Efficent Decoding. IEEE Transactions on Device and Materials Reliability, 2018, 18, 125-127.	2.0	10
9	Stochastic Dividers for Low Latency Neural Networks. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 4102-4115.	5.4	10
10	High-Performance CMOS Latch Designs for Recovering All Single and Double Node Upsets. IEEE Transactions on Aerospace and Electronic Systems, 2021, 57, 4401-4415.	4.7	10
11	Evaluating Direct Compare for Double Error-Correction Codes. IEEE Transactions on Device and Materials Reliability, 2017, 17, 802-804.	2.0	7
12	Voting Margin: A Scheme for Error-Tolerant <i>k</i> Nearest Neighbors Classifiers for Machine Learning. IEEE Transactions on Emerging Topics in Computing, 2021, 9, 2089-2098.	4.6	7
13	Error-Tolerant Computation for Voting Classifiers With Multiple Classes. IEEE Transactions on Vehicular Technology, 2020, 69, 13718-13727.	6.3	7
14	Fault tolerant encoders for Single Error Correction and Double Adjacent Error Correction codes. Microelectronics Reliability, 2018, 81, 167-173.	1.7	6
15	Reduced Precision Redundancy for Reliable Processing of Data. IEEE Transactions on Emerging Topics in Computing, 2021, 9, 1960-1971.	4.6	6
16	A method to recover critical bits under a double error in SEC-DED protected memories. Microelectronics Reliability, 2017, 73, 92-96.	1.7	5
17	Codes for Limited Magnitude Error Correction in Multilevel Cell Memories. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 1615-1626.	5.4	5
18	Error-Tolerant Data Sketches Using Approximate Nanoscale Memories and Voltage Scaling. IEEE Nanotechnology Magazine, 2022, 21, 16-22.	2.0	5

Shanshan Liu

#	Article	IF	CITATIONS
19	Reducing the Power Consumption of Fault Tolerant Registers Through Hybrid Protection. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 1293-1302.	5.4	4
20	Exploiting Asymmetry in eDRAM Errors for Redundancy-Free Error-Tolerant Design. IEEE Transactions on Emerging Topics in Computing, 2020, , 1-1.	4.6	4
21	Protection of Associative Memories Using Combined Tag and Data Parity (CTDP). IEEE Nanotechnology Magazine, 2021, 20, 1-9.	2.0	4
22	A Near-Sensor ECG Delineation and Arrhythmia Classification System. IEEE Sensors Journal, 2022, 22, 14217-14227.	4.7	4
23	A CMOS Majority Logic Gate and its Application to One-Step ML Decodable Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27, 2620-2628.	3.1	3
24	Selective Neuron Re-Computation (SNRC) for Error-Tolerant Neural Networks. IEEE Transactions on Computers, 2022, 71, 684-695.	3.4	3
25	Probabilistic Approximate Computing at Nanoscales: From data structures to memories. IEEE Nanotechnology Magazine, 2022, 16, 16-24.	1.3	3
26	Scheme for periodical concurrent fault detection in parallel CRC circuits. IET Computers and Digital Techniques, 2020, 14, 80-85.	1.2	2
27	A Delta Sigma Modulator-Based Stochastic Divider. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 3272-3283.	5.4	2
28	Tolerance of Siamese Networks (SNs) to Memory Errors: Analysis and Design. IEEE Transactions on Computers, 2023, 72, 1136-1149.	3.4	2
29	Comments on "Extend orthogonal Latin square codes for 32-bit data protection in memory applications―Microelectron. Reliab. 63, 278–283 (2016). Microelectronics Reliability, 2017, 69, 126-129.	1.7	1
30	Less-is-Better Protection (LBP) for memory errors in kNNs classifiers. Future Generation Computer Systems, 2021, 117, 401-411.	7.5	1
31	Remove Minimum (RM): An Error-Tolerant Scheme for Cardinality Estimate by HyperLogLog. IEEE Transactions on Dependable and Secure Computing, 2021, , 1-1.	5.4	1
32	Computing the Similarity Estimate Using Approximate Memory. IEEE Transactions on Emerging Topics in Computing, 2022, 10, 1593-1604.	4.6	1
33	Attacking Adaptive Cuckoo Filters: Too Much Adaptation Can Kill You. IEEE Transactions on Network and Service Management, 2022, 19, 5224-5236.	4.9	0
34	Editorial Special Issue on Circuits and Systems for Emerging Computing Paradigms. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 2653-2654.	5.4	0