Qiaoyan Yu

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/5857044/publications.pdf Version: 2024-02-01



Οιλογανι Υιι

#	Article	IF	CITATIONS
1	Securing Approximate Computing Systems via Obfuscating Approximate-Precise Boundary. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, 42, 27-40.	2.7	3
2	Hardware Security in Sensor and its Networks. Frontiers in Sensors, 2022, 3, .	3.3	3
3	Security Threat Analyses and Attack Models for Approximate Computing Systems. ACM Transactions on Design Automation of Electronic Systems, 2021, 26, 1-31.	2.6	7
4	Analysis of Attack Surfaces and Practical Attack Examples in Open Source FPGA CAD Tools. , 2021, , .		7
5	Boosting SMT solver performance on mixed-bitwise-arithmetic expressions. , 2021, , .		9
6	New Security Threats on FPGAs: From FPGA Design Tools Perspective. , 2021, , .		9
7	An Attack Analysis Framework for LoRaWAN applied Advanced Manufacturing. , 2021, , .		4
8	ADobf: Obfuscated Detection Method against Analog Trojans on I ² C Master-Slave Interface. , 2020, , .		2
9	Invariance Checking Based Trojan Detection Method for Three-Dimensional Integrated Circuits. , 2020, , .		5
10	Improving power analysis attack resistance using intrinsic noise in 3D ICs. The Integration VLSI Journal, 2020, 73, 30-42.	2.1	9
11	Comprehensive Analysis on Hardware Trojans in 3D ICs: Characterization and Experimental Impact Assessment. SN Computer Science, 2020, 1, 1.	3.6	2
12	Guest Editor's Introduction: Special Section on Reliability-Aware Design and Analysis Methods for Digital Systems: From Gate to System Level. IEEE Transactions on Emerging Topics in Computing, 2020, 8, 561-563.	4.6	0
13	FTAI: Frequency-based Trojan-Activity Identification Method for 3D Integrated Circuits. , 2020, , .		0
14	Security Threats and Countermeasures for Approximate Arithmetic Computing. , 2020, , .		10
15	New Replay Attacks on ZigBee Devices for Internet-of-Things (IoT) Applications. , 2020, , .		8
16	Modeling Hardware Trojans in 3D ICs. , 2019, , .		7
17	A 0.1-pJ/b and ACF <0.04 Multiple-Valued PUF for Chip Identification Using Bit-Line Sharing Strategy in 65-nm CMOS. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27, 1043-1052.	3.1	4

An Orthogonal Algorithm for Key Management in Hardware Obfuscation. , 2019, , .

1

QIAOYAN YU

#	Article	IF	CITATIONS
19	SRASA: a Generalized Theoretical Framework for Security and Reliability Analysis in Computing Systems. Journal of Hardware and Systems Security, 2019, 3, 200-218.	1.3	0
20	Thwarting Security Threats From Malicious FPGA Tools With Novel FPGA-Oriented Moving Target Defense. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27, 665-678.	3.1	25
21	Hardware-Efficient Logic Camouflaging for Monolithic 3-D ICs. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65, 799-803.	3.0	14
22	Novel Dynamic State-Deflection Method for Gate-Level Design Obfuscation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 273-285.	2.7	51
23	A Survey on Energy Efficiency Techniques for Secure Computing Systems. , 2018, , .		0
24	Towards Energy-Efficient and Secure Computing Systems. Journal of Low Power Electronics and Applications, 2018, 8, 48.	2.0	1
25	Securing FPGA-based obsolete component replacement for legacy systems. , 2018, , .		7
26	Exploiting PDN noise to thwart correlation power analysis attacks in 3D ICs. , 2018, , .		12
27	Exploiting Principle of Moving Target Defense to Secure FPGA Systems. , 2018, , .		0
28	Investigating Reliability and Security of Integrated Circuits and Systems. , 2018, , .		2
29	Hardware Obfuscation Methods for Hardware Trojan Prevention and Detection. , 2018, , 291-325.		1
30	Security Threats and Countermeasures in Three-Dimensional Integrated Circuits. , 2017, , .		14
31	Exploiting hardware obfuscation methods to prevent and detect hardware Trojans. , 2017, , .		13
32	A low-cost masquerade and replay attack detection method for CAN in automobiles. , 2017, , .		7
33	A hardened network-on-chip design using runtime hardware Trojan mitigation methods. The Integration VLSI Journal, 2017, 56, 15-31.	2.1	35
34	Transistor-level camouflaged logic locking method for monolithic 3D IC security. , 2016, , .		19
35	A Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis Attack. Journal of Electronic Testing: Theory and Applications (JETTA), 2016, 32, 611-624.	1.2	26

Hardware security assurance in emerging IoT applications. , 2016, , .

QIAOYAN YU

#	Article	IF	CITATIONS
37	DSD: A Dynamic State-Deflection Method for Gate-Level Netlist Obfuscation. , 2016, , .		10
38	Hardware Security Threats and Potential Countermeasures in Emerging 3D ICs. , 2016, , .		33
39	Assessing CPA resistance of AES with different fault tolerance mechanisms. , 2016, , .		31
40	IntelliCAN: Attack-resilient Controller Area Network (CAN) for secure automobiles. , 2015, , .		8
41	Fault-tolerant methods for a new lightweight cipher SIMON. , 2015, , .		2
42	Strengthening SIMON Implementation Against Intelligent Fault Attacks. IEEE Embedded Systems Letters, 2015, 7, 113-116.	1.9	12
43	Investigation of single-event upsets in dynamic logic based flip-flops. , 2015, , .		2
44	Advanced VLSI Architecture Design for Emerging Digital Systems. VLSI Design, 2014, 2014, 1-2.	0.5	0
45	Efficient Hardware Trojan Detection with Differential Cascade Voltage Switch Logic. VLSI Design, 2014, 2014, 1-11.	0.5	5
46	A novel signaling technique for high-speed wireline backplane transceiver: Four phase-shifted sinusoid symbol (PSS-4). , 2014, , .		1
47	A New Analytical Model of SET Latching Probability for Circuits Experiencing Single- or Multiple-Cycle Single-Event Transients. Journal of Electronic Testing: Theory and Applications (JETTA), 2014, 30, 595-609.	1.2	0
48	A new fault injection method for evaluation of combining SEU and SET effects on circuit reliability. , 2014, , .		3
49	Systematic analyses for latching probability of single-event transients. , 2014, , .		2
50	Collaborative error control method for sequential logic circuits. , 2013, , .		1
51	Exploiting error control approaches for Hardware Trojans on Network-on-Chip links. , 2013, , .		28
52	A novel energy-efficient serializer design method for gigascale systems. , 2013, , .		1
53	Fine-grained splitting methods to address permanent errors in Network-on-Chip links. , 2012, , .		4
54	Transient error management for partially adaptive router in network-on-chip (NoC). , 2012, , .		2

4

#	Article	IF	CITATIONS
55	Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip. , 2012, , .		13
56	Dual-Layer Adaptive Error Control for Network-on-Chip Links. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012, 20, 1304-1317.	3.1	21