

# Zhongfeng Wang

## List of Publications by Year in Descending Order

**Source:** <https://exaly.com/author-pdf/5854496/zhongfeng-wang-publications-by-year.pdf>

**Version:** 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

117  
papers

728  
citations

15  
h-index

20  
g-index

174  
ext. papers

1,142  
ext. citations

3.2  
avg, IF

4.99  
L-index

#	Paper	IF	Citations
117	A Reliability Profile Based Low-Complexity Dynamic Schedule LDPC Decoding. <i>IEEE Access</i> , <b>2022</b> , 10, 3390-3399	3.5	
116	ETA: An Efficient Training Accelerator for DNNs Based on Hardware-Algorithm Co-Optimization.. <i>IEEE Transactions on Neural Networks and Learning Systems</i> , <b>2022</b> , PP,	10.3	1
115	LDPC decoding with locally informed dynamic scheduling based on the law of large numbers. <i>IET Communications</i> , <b>2022</b> , 16, 634-648	1.3	
114	An Efficient High-Throughput Structured-Light Depth Engine. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2022</b> , 1-12	2.6	0
113	THETA: A High-Efficiency Training Accelerator for DNNs With Triple-Side Sparsity Exploration. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2022</b> , 1-13	2.6	0
112	Hybrid Stochastic-Binary Computing for Low-Latency and High-Precision Inference of CNNs. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2022</b> , 1-14	3.9	0
111	An Efficient Reconfigurable Encoder for the IEEE 1901 Standard. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2022</b> , 1-5	2.6	
110	Piecewise Parabolic Approximate Computation Based on an Error-Flattened Segmenter and a Novel Quantizer. <i>Electronics (Switzerland)</i> , <b>2021</b> , 10, 2704	2.6	0
109	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 1-14	3.9	2
108	A Flexible and Efficient FPGA Accelerator for Various Large-Scale and Lightweight CNNs. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 1-14	3.9	3
107	High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2021</b> , 1-1	3.5	
106	RVDFI: A RISC-V Architecture with Security Enforcement by High Performance Complete Data-Flow Integrity. <i>IEEE Transactions on Computers</i> , <b>2021</b> , 1-1	2.5	
105	Memory-Efficient CNN Accelerator Based on Interlayer Feature Map Compression. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 1-14	3.9	2
104	An Improved Reliability-Based Decoding Algorithm for NB-LDPC Codes. <i>IEEE Communications Letters</i> , <b>2021</b> , 25, 1153-1157	3.8	2
103	High-Speed and Scalable FPGA Implementation of the Key Generation for the Leighton-Micali Signature Protocol <b>2021</b> ,		3
102	Elbert: Fast Albert with Confidence-Window Based Early Exit <b>2021</b> ,		1
101	A Hidden DCT-Based Invisible Watermarking Method for Low-Cost Hardware Implementations. <i>Electronics (Switzerland)</i> , <b>2021</b> , 10, 1465	2.6	1

100	An Efficient and Flexible Accelerator Design for Sparse Convolutional Neural Networks. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 2936-2949	3.9	6
99	Low-Latency Hardware Accelerator for Improved Engle-Granger Cointegration in Pairs Trading. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 2911-2924	3.9	3
98	Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes <b>2021</b> ,		2
97	Evaluations on Deep Neural Networks Training Using Posit Number System. <i>IEEE Transactions on Computers</i> , <b>2021</b> , 70, 174-187	2.5	14
96	Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 879-891	3.9	7
95	Efficient Software Implementation of the SIKE Protocol Using New Data Representation. <i>IEEE Transactions on Computers</i> , <b>2021</b> , 1-1	2.5	2
94	Low-complexity sphere decoding for MIMO-SCMA systems. <i>IET Communications</i> , <b>2021</b> , 15, 537-545	1.3	2
93	FTA-GAN: A Computation-Efficient Accelerator for GANs With Fast Transformation Algorithm. <i>IEEE Transactions on Neural Networks and Learning Systems</i> , <b>2021</b> , PP,	10.3	1
92	Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2021</b> , 29, 359-371	2.6	2
91	DARM: A Low-Complexity and Fast Modular Multiplier for Lattice-Based Cryptography <b>2021</b> ,		2
90	High-Speed FPGA Implementation of SIKE Based on an Ultra-Low-Latency Modular Multiplier. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 3719-3731	3.9	8
89	Generalized Analog-to-Information Converter With Analysis Sparse Prior. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2021</b> , 68, 3574-3586	3.9	1
88	An Improved Method for Performance Analysis of Generalized Integrated Interleaved Codes. <i>IEEE Communications Letters</i> , <b>2021</b> , 1-1	3.8	
87	CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter. <i>Journal of Signal Processing Systems</i> , <b>2020</b> , 93, 617	1.4	
86	A Precision-Scalable Energy-Efficient Convolutional Neural Network Accelerator. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2020</b> , 67, 3484-3497	3.9	7
85	Fine-Grained Bit-Flipping Decoding for LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 896-900	3.5	8
84	A Novel Approximation Methodology and Its Efficient VLSI Implementation for the Sigmoid Function. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 3422-3426	3.5	4
83	Efficient Precision-Adjustable Architecture for Softmax Function in Deep Learning. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 3382-3386	3.5	11

82	Multi-Layer Generalized Integrated Interleaved Codes. <i>IEEE Communications Letters</i> , <b>2020</b> , 24, 1880-1884.	3.8	3
81	Calibration of timing mismatch in TIADC based on monotonicity detecting of sampled data. <i>IEICE Electronics Express</i> , <b>2020</b> , 17, 20190699-20190699	0.5	2
80	A Universal Approximation Method and Optimized Hardware Architectures for Arithmetic Functions Based on Stochastic Computing. <i>IEEE Access</i> , <b>2020</b> , 8, 46229-46241	3.5	6
79	Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer <b>2020</b> ,		6
78	Efficient Inference of Large-Scale and Lightweight Convolutional Neural Networks on FPGA <b>2020</b> ,		1
77	A Reconfigurable DNN Training Accelerator on FPGA <b>2020</b> ,		1
76	A Novel Iterative Reliability-Based Majority-Logic Decoder for NB-LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 1399-1403	3.5	2
75	GH CORDIC-Based Architecture for Computing $N^{\text{th}}$ Root of Single-Precision Floating-Point Number. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 864-875	2.6	9
74	Information Storage Bit-Flipping Decoder for LDPC Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 2464-2468	2.6	5
73	F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2020</b> , 28, 1867-1880	2.6	4
72	A Novel Modular Multiplier for Isogeny-Based Post-Quantum Cryptography <b>2020</b> ,		3
71	Hardware Accelerator for Engle-Granger Cointegration in Pairs Trading <b>2020</b> ,		1
70	Optimized Trellis-Based Min-Max Decoder for NB-LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2020</b> , 67, 57-61	3.5	5
69	USCA: A Unified Systolic Convolution Array Architecture for Accelerating Sparse Neural Network <b>2019</b> ,		3
68	Efficient T-EMS Based Decoding Algorithms for High-Order LDPC Codes. <i>IEEE Access</i> , <b>2019</b> , 7, 50980-50993	3.3	1
67	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2156-2169	2.6	15
66	Improved Fast-SSC-Flip Decoding of Polar Codes. <i>IEEE Communications Letters</i> , <b>2019</b> , 23, 950-953	3.8	6
65	A Low-latency Sparse-Winograd Accelerator for Convolutional Neural Networks <b>2019</b> ,		8

64	Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2008-2020	2.6	5
63	E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2019</b> , 9, 280-291	5.2	16
62	A 124-Gb/s Decoder for Generalized Integrated Interleaved Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 3174-3187	3.9	10
61	An Improved Gradient Descent Bit-Flipping Decoder for LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 3188-3200	3.9	8
60	Improved Decoding Algorithms of LDPC Codes Based on Reliability Metrics of Variable Nodes. <i>IEEE Access</i> , <b>2019</b> , 7, 35769-35778	3.5	5
59	Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders. <i>IEEE Communications Letters</i> , <b>2019</b> , 23, 785-788	3.8	5
58	A High-Speed Successive-Cancellation Decoder for Polar Codes Using Approximate Computing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 227-231	3.5	4
57	FPAP: A Folded Architecture for Energy-Quality Scalable Convolutional Neural Networks. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2019</b> , 66, 288-301	3.9	4
56	A New Clock Phase Calibration Method in High-Speed and High-Resolution DACs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 332-336	3.5	
55	An Efficient Post-Processor for Lowering the Error Floor of LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 397-401	3.5	2
54	Background Calibration of Comparator Offsets in SHA-Less Pipelined ADCs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2019</b> , 66, 357-361	3.5	3
53	A New Probabilistic Gradient Descent Bit Flipping Decoder for LDPC Codes <b>2019</b> ,		4
52	Methodology for Efficient Reconfigurable Architecture of Generative Neural Network <b>2019</b> ,		4
51	TIE <b>2019</b> ,		19
50	A Novel Low-Complexity Joint Coding and Decoding Algorithm for NB-LDPC Codes <b>2019</b> ,		1
49	A New Fast-SSC-Flip Decoding of Polar Codes <b>2019</b> ,		1
48	A Hardware-Oriented and Memory-Efficient Method for CTC Decoding. <i>IEEE Access</i> , <b>2019</b> , 7, 120681-120694	3.9	3
47	Improved Soft-Assisted Iterative Bounded Distance Decoding for Product Codes <b>2019</b> ,		1

46	DynExit: A Dynamic Early-Exit Strategy for Deep Residual Networks <b>2019</b> ,		1
45	Ultra-Fast Modular Multiplication Implementation for Isogeny-Based Post-Quantum Cryptography <b>2019</b> ,		6
44	Corrections to Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base [Sep 19 DOI: 10.1109/TVLSI.2019.2919557]. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2019</b> , 27, 2222-2222	2.6	0
43	Training Deep Neural Networks Using Posit Number System <b>2019</b> ,		4
42	Hybrid Preconditioned CG Detection with Sequential Update for Massive MIMO Systems <b>2019</b> ,		1
41	Hardware Implementation of Improved Fast-SSC-Flip Decoder for Polar Codes <b>2019</b> ,		5
40	Fast-ABC: A Fast Architecture for Bottleneck-Like Based Convolutional Neural Networks <b>2019</b> ,		4
39	An Improved Gauss-Seidel Algorithm and Its Efficient Architecture for Massive MIMO Systems. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2018</b> , 65, 1194-1198	3.5	22
38	Efficient Hardware Architectures for Deep Convolutional Neural Network. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2018</b> , 65, 1941-1953	3.9	61
37	Stuck-at-close defect propagation and its blocking technique in CMOS cell mapping. <i>Microelectronics Journal</i> , <b>2018</b> , 72, 100-108	1.8	4
36	Low Complexity Message Passing Detection Algorithm for Large-Scale MIMO Systems. <i>IEEE Wireless Communications Letters</i> , <b>2018</b> , 7, 708-711	5.9	19
35	Design of Binary LDPC Codes With Parallel Vector Message Passing. <i>IEEE Transactions on Communications</i> , <b>2018</b> , 66, 1363-1375	6.9	6
34	A Stage-Combined Belief Propagation Decoder for Polar Codes. <i>Journal of Signal Processing Systems</i> , <b>2018</b> , 90, 687-694	1.4	0
33	A 21.66 Gbps Nonbinary LDPC Decoder for High-Speed Communications. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2018</b> , 65, 226-230	3.5	4
32	Hardware-Oriented Compression of Long Short-Term Memory for Efficient Inference. <i>IEEE Signal Processing Letters</i> , <b>2018</b> , 25, 984-988	3.2	6
31	An Efficient Convolution Core Architecture for Privacy-Preserving Deep Learning <b>2018</b> ,		6
30	FPAP: A Folded Architecture for Efficient Computing of Convolutional Neural Networks <b>2018</b> ,		2
29	CORDIC-Based Architecture for Computing Nth Root and Its Implementation. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2018</b> , 65, 4183-4195	3.9	20

28	An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2018</b> , 26, 280-293	2.6	34
27	A High-Speed and Low-Complexity Architecture for Softmax Function in Deep Learning <b>2018</b> ,		25
26	A Low-Complexity Decoder for Turbo Product Codes Based on Extended Hamming Codes <b>2018</b> ,		1
25	Comparison between Generalized Integrated Interleaved Codes and Generalized Error Location Codes <b>2018</b> ,		1
24	Fast and Low-Complexity Decoding Algorithm and Architecture for Quadruple-Error-Correcting RS codes <b>2018</b> ,		3
23	Compressed Level Crossing Sampling for Ultra-Low Power IoT Devices. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2017</b> , 64, 2495-2507	3.9	6
22	Fully-Parallel Area-Efficient Deep Neural Network Design Using Stochastic Computing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2017</b> , 64, 1382-1386	3.5	17
21	A reduced complexity decoding algorithm for NB-LDPC codes <b>2017</b> ,		2
20	Efficient fast convolution architectures for convolutional neural network <b>2017</b> ,		8
19	Segmented successive cancellation list polar decoding with joint BCH-CRC codes <b>2017</b> ,		2
18	Low-complexity detection algorithms based on matrix partition for massive MIMO <b>2017</b> ,		4
17	Accelerating Recurrent Neural Networks: A Memory-Efficient Approach. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 2763-2775	2.6	39
16	Efficient Soft Cancellation Decoder Architectures for Polar Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 87-99	2.6	11
15	High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2017</b> , 25, 1159-1163	2.6	13
14	Energy efficient SVM classifier using approximate computing <b>2017</b> ,		4
13	Advanced Baseband Processing Algorithms, Circuits, and Implementations for 5G Communication. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2017</b> , 7, 477-490	5.2	15
12	Guest Editorial Advanced Baseband Processing Circuits and Systems for 5G Communications. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , <b>2017</b> , 7, 473-476	5.2	
11	Algorithm and architecture for joint detection and decoding for MIMO with LDPC codes <b>2017</b> ,		3

10	Reduced complexity message passing detection algorithm in large-scale MIMO systems <b>2017</b> ,		1
9	Area-Efficient Scaling-Free DFT/FFT Design Using Stochastic Computing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , <b>2016</b> , 63, 1131-1135	3.5	15
8	Improved BP decoder for polar codes based on a modified kernel matrix. <i>Electronics Letters</i> , <b>2016</b> , 52, 1982-1984	1.1	1
7	Intra-layer nonuniform quantization of convolutional neural network <b>2016</b> ,		5
6	Beyond 100Gbps Encoder Design for Staircase Codes <b>2016</b> ,		1
5	Efficient convolution architectures for convolutional neural network <b>2016</b> ,		13
4	Area-efficient check node unit architecture for single block-row quasi-cyclic LDPC codes <b>2014</b> ,		1
3	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , <b>2011</b> , 58, 839-847	3.9	19
2	High-Throughput Layered LDPC Decoding Architecture. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , <b>2009</b> , 17, 582-587	2.6	29
1	A low latency traffic sign detection model with an automatic data labeling pipeline. <i>Neural Computing and Applications</i> , 1	4.8	