

Zhongfeng Wang

List of Publications by Citations

Source: <https://exaly.com/author-pdf/5854496/zhongfeng-wang-publications-by-citations.pdf>

Version: 2024-04-27

This document has been generated based on the publications and citations recorded by exaly.com. For the latest version of this publication list, visit the link given above.

The third column is the impact factor (IF) of the journal, and the fourth column is the number of citations of the article.

117
papers

728
citations

15
h-index

20
g-index

174
ext. papers

1,142
ext. citations

3.2
avg, IF

4.99
L-index

#	Paper	IF	Citations
117	Efficient Hardware Architectures for Deep Convolutional Neural Network. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2018 , 65, 1941-1953	3.9	61
116	Accelerating Recurrent Neural Networks: A Memory-Efficient Approach. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 2763-2775	2.6	39
115	An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2018 , 26, 280-293	2.6	34
114	High-Throughput Layered LDPC Decoding Architecture. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2009 , 17, 582-587	2.6	29
113	A High-Speed and Low-Complexity Architecture for Softmax Function in Deep Learning 2018 ,		25
112	An Improved Gauss-Seidel Algorithm and Its Efficient Architecture for Massive MIMO Systems. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2018 , 65, 1194-1198	3.5	22
111	CORDIC-Based Architecture for Computing Nth Root and Its Implementation. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2018 , 65, 4183-4195	3.9	20
110	Low Complexity Message Passing Detection Algorithm for Large-Scale MIMO Systems. <i>IEEE Wireless Communications Letters</i> , 2018 , 7, 708-711	5.9	19
109	TIE 2019 ,		19
108	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2011 , 58, 839-847	3.9	19
107	Fully-Parallel Area-Efficient Deep Neural Network Design Using Stochastic Computing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2017 , 64, 1382-1386	3.5	17
106	E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2019 , 9, 280-291	5.2	16
105	. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 2156-2169	2.6	15
104	Area-Efficient Scaling-Free DFT/FFT Design Using Stochastic Computing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2016 , 63, 1131-1135	3.5	15
103	Advanced Baseband Processing Algorithms, Circuits, and Implementations for 5G Communication. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2017 , 7, 477-490	5.2	15
102	Evaluations on Deep Neural Networks Training Using Posit Number System. <i>IEEE Transactions on Computers</i> , 2021 , 70, 174-187	2.5	14
101	High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 1159-1163	2.6	13

100	Efficient convolution architectures for convolutional neural network 2016 ,		13
99	Efficient Precision-Adjustable Architecture for Softmax Function in Deep Learning. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2020 , 67, 3382-3386	3.5	11
98	Efficient Soft Cancellation Decoder Architectures for Polar Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2017 , 25, 87-99	2.6	11
97	A 124-Gb/s Decoder for Generalized Integrated Interleaved Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2019 , 66, 3174-3187	3.9	10
96	GH CORDIC-Based Architecture for Computing $\sqrt[n]{x}$ th Root of Single-Precision Floating-Point Number. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 864-875	2.6	9
95	A Low-latency Sparse-Winograd Accelerator for Convolutional Neural Networks 2019 ,		8
94	An Improved Gradient Descent Bit-Flipping Decoder for LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2019 , 66, 3188-3200	3.9	8
93	Fine-Grained Bit-Flipping Decoding for LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2020 , 67, 896-900	3.5	8
92	Efficient fast convolution architectures for convolutional neural network 2017 ,		8
91	High-Speed FPGA Implementation of SIKE Based on an Ultra-Low-Latency Modular Multiplier. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 68, 3719-3731	3.9	8
90	A Precision-Scalable Energy-Efficient Convolutional Neural Network Accelerator. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2020 , 67, 3484-3497	3.9	7
89	Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 68, 879-891	3.9	7
88	Compressed Level Crossing Sampling for Ultra-Low Power IoT Devices. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2017 , 64, 2495-2507	3.9	6
87	Improved Fast-SSC-Flip Decoding of Polar Codes. <i>IEEE Communications Letters</i> , 2019 , 23, 950-953	3.8	6
86	A Universal Approximation Method and Optimized Hardware Architectures for Arithmetic Functions Based on Stochastic Computing. <i>IEEE Access</i> , 2020 , 8, 46229-46241	3.5	6
85	Design of Binary LDPC Codes With Parallel Vector Message Passing. <i>IEEE Transactions on Communications</i> , 2018 , 66, 1363-1375	6.9	6
84	Hardware-Oriented Compression of Long Short-Term Memory for Efficient Inference. <i>IEEE Signal Processing Letters</i> , 2018 , 25, 984-988	3.2	6
83	An Efficient Convolution Core Architecture for Privacy-Preserving Deep Learning 2018 ,		6

82	Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer 2020 ,		6
81	An Efficient and Flexible Accelerator Design for Sparse Convolutional Neural Networks. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 68, 2936-2949	3.9	6
80	Ultra-Fast Modular Multiplication Implementation for Isogeny-Based Post-Quantum Cryptography 2019 ,		6
79	Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 2008-2020	2.6	5
78	Improved Decoding Algorithms of LDPC Codes Based on Reliability Metrics of Variable Nodes. <i>IEEE Access</i> , 2019 , 7, 35769-35778	3.5	5
77	Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders. <i>IEEE Communications Letters</i> , 2019 , 23, 785-788	3.8	5
76	Information Storage Bit-Flipping Decoder for LDPC Codes. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 2464-2468	2.6	5
75	Intra-layer nonuniform quantization of convolutional neural network 2016 ,		5
74	Hardware Implementation of Improved Fast-SSC-Flip Decoder for Polar Codes 2019 ,		5
73	Optimized Trellis-Based Min-Max Decoder for NB-LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2020 , 67, 57-61	3.5	5
72	A Novel Approximation Methodology and Its Efficient VLSI Implementation for the Sigmoid Function. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2020 , 67, 3422-3426	3.5	4
71	Stuck-at-close defect propagation and its blocking technique in CMOL cell mapping. <i>Microelectronics Journal</i> , 2018 , 72, 100-108	1.8	4
70	A 21.66 Gbps Nonbinary LDPC Decoder for High-Speed Communications. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2018 , 65, 226-230	3.5	4
69	A High-Speed Successive-Cancellation Decoder for Polar Codes Using Approximate Computing. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2019 , 66, 227-231	3.5	4
68	FPAP: A Folded Architecture for Energy-Quality Scalable Convolutional Neural Networks. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2019 , 66, 288-301	3.9	4
67	A New Probabilistic Gradient Descent Bit Flipping Decoder for LDPC Codes 2019 ,		4
66	Methodology for Efficient Reconfigurable Architecture of Generative Neural Network 2019 ,		4
65	Low-complexity detection algorithms based on matrix partition for massive MIMO 2017 ,		4

64	Energy efficient SVM classifier using approximate computing 2017 ,		4
63	F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2020 , 28, 1867-1880	2.6	4
62	Training Deep Neural Networks Using Posit Number System 2019 ,		4
61	Fast-ABC: A Fast Architecture for Bottleneck-Like Based Convolutional Neural Networks 2019 ,		4
60	USCA: A Unified Systolic Convolution Array Architecture for Accelerating Sparse Neural Network 2019 ,		3
59	Multi-Layer Generalized Integrated Interleaved Codes. <i>IEEE Communications Letters</i> , 2020 , 24, 1880-1884,8	3.8	3
58	Background Calibration of Comparator Offsets in SHA-Less Pipelined ADCs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2019 , 66, 357-361	3.5	3
57	A Hardware-Oriented and Memory-Efficient Method for CTC Decoding. <i>IEEE Access</i> , 2019 , 7, 120681-120694	3.4	3
56	Algorithm and architecture for joint detection and decoding for MIMO with LDPC codes 2017 ,		3
55	A Flexible and Efficient FPGA Accelerator for Various Large-Scale and Lightweight CNNs. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 1-14	3.9	3
54	A Novel Modular Multiplier for Isogeny-Based Post-Quantum Cryptography 2020 ,		3
53	High-Speed and Scalable FPGA Implementation of the Key Generation for the Leighton-Micali Signature Protocol 2021 ,		3
52	Low-Latency Hardware Accelerator for Improved Engle-Granger Cointegration in Pairs Trading. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 68, 2911-2924	3.9	3
51	Fast and Low-Complexity Decoding Algorithm and Architecture for Quadruple-Error-Correcting RS codes 2018 ,		3
50	Calibration of timing mismatch in TIADC based on monotonicity detecting of sampled data. <i>IEICE Electronics Express</i> , 2020 , 17, 20190699-20190699	0.5	2
49	A reduced complexity decoding algorithm for NB-LDPC codes 2017 ,		2
48	Segmented successive cancellation list polar decoding with joint BCH-CRC codes 2017 ,		2
47	FPAP: A Folded Architecture for Efficient Computing of Convolutional Neural Networks 2018 ,		2

46	An Efficient Post-Processor for Lowering the Error Floor of LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2019 , 66, 397-401	3.5	2
45	. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 1-14	3.9	2
44	Memory-Efficient CNN Accelerator Based on Interlayer Feature Map Compression. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 1-14	3.9	2
43	A Novel Iterative Reliability-Based Majority-Logic Decoder for NB-LDPC Codes. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2020 , 67, 1399-1403	3.5	2
42	An Improved Reliability-Based Decoding Algorithm for NB-LDPC Codes. <i>IEEE Communications Letters</i> , 2021 , 25, 1153-1157	3.8	2
41	Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes 2021 ,		2
40	Efficient Software Implementation of the SIKE Protocol Using New Data Representation. <i>IEEE Transactions on Computers</i> , 2021 , 1-1	2.5	2
39	Low-complexity sphere decoding for MIMO-SCMA systems. <i>IET Communications</i> , 2021 , 15, 537-545	1.3	2
38	Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2021 , 29, 359-371	2.6	2
37	DARM: A Low-Complexity and Fast Modular Multiplier for Lattice-Based Cryptography 2021 ,		2
36	Efficient T-EMS Based Decoding Algorithms for High-Order LDPC Codes. <i>IEEE Access</i> , 2019 , 7, 50980-50993	3.5	1
35	A Novel Low-Complexity Joint Coding and Decoding Algorithm for NB-LDPC Codes 2019 ,		1
34	A New Fast-SSC-Flip Decoding of Polar Codes 2019 ,		1
33	Reduced complexity message passing detection algorithm in large-scale MIMO systems 2017 ,		1
32	Area-efficient check node unit architecture for single block-row quasi-cyclic LDPC codes 2014 ,		1
31	ETA: An Efficient Training Accelerator for DNNs Based on Hardware-Algorithm Co-Optimization.. <i>IEEE Transactions on Neural Networks and Learning Systems</i> , 2022 , PP,	10.3	1
30	Efficient Inference of Large-Scale and Lightweight Convolutional Neural Networks on FPGA 2020 ,		1
29	A Reconfigurable DNN Training Accelerator on FPGA 2020 ,		1

28	Hardware Accelerator for Engle-Granger Cointegration in Pairs Trading 2020 ,		1
27	Elbert: Fast Albert with Confidence-Window Based Early Exit 2021 ,		1
26	A Hidden DCT-Based Invisible Watermarking Method for Low-Cost Hardware Implementations. <i>Electronics (Switzerland)</i> , 2021 , 10, 1465	2.6	1
25	Improved BP decoder for polar codes based on a modified kernel matrix. <i>Electronics Letters</i> , 2016 , 52, 1982-1984	1.1	1
24	Beyond 100Gbps Encoder Design for Staircase Codes 2016 ,		1
23	Improved Soft-Assisted Iterative Bounded Distance Decoding for Product Codes 2019 ,		1
22	DynExit: A Dynamic Early-Exit Strategy for Deep Residual Networks 2019 ,		1
21	Hybrid Preconditioned CG Detection with Sequential Update for Massive MIMO Systems 2019 ,		1
20	FTA-GAN: A Computation-Efficient Accelerator for GANs With Fast Transformation Algorithm. <i>IEEE Transactions on Neural Networks and Learning Systems</i> , 2021 , PP,	10.3	1
19	A Low-Complexity Decoder for Turbo Product Codes Based on Extended Hamming Codes 2018 ,		1
18	Comparison between Generalized Integrated Interleaved Codes and Generalized Error Location Codes 2018 ,		1
17	Generalized Analog-to-Information Converter With Analysis Sparse Prior. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2021 , 68, 3574-3586	3.9	1
16	A Stage-Combined Belief Propagation Decoder for Polar Codes. <i>Journal of Signal Processing Systems</i> , 2018 , 90, 687-694	1.4	0
15	Piecewise Parabolic Approximate Computation Based on an Error-Flattened Segmenter and a Novel Quantizer. <i>Electronics (Switzerland)</i> , 2021 , 10, 2704	2.6	0
14	Corrections to Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base [Sep 19 DOI: 10.1109/TVLSI.2019.2919557]. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2019 , 27, 2222-2222	2.6	0
13	An Efficient High-Throughput Structured-Light Depth Engine. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2022 , 1-12	2.6	0
12	THETA: A High-Efficiency Training Accelerator for DNNs With Triple-Side Sparsity Exploration. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2022 , 1-13	2.6	0
11	Hybrid Stochastic-Binary Computing for Low-Latency and High-Precision Inference of CNNs. <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i> , 2022 , 1-14	3.9	0

10	CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter. <i>Journal of Signal Processing Systems</i> , 2020 , 93, 617	1.4
9	A New Clock Phase Calibration Method in High-Speed and High-Resolution DACs. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2019 , 66, 332-336	3.5
8	Guest Editorial Advanced Baseband Processing Circuits and Systems for 5G Communications. <i>IEEE Journal on Emerging and Selected Topics in Circuits and Systems</i> , 2017 , 7, 473-476	5.2
7	A Reliability Profile Based Low-Complexity Dynamic Schedule LDPC Decoding. <i>IEEE Access</i> , 2022 , 10, 3390-3399	3.5
6	High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements. <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i> , 2021 , 1-1	3.5
5	RVDFI: A RISC-V Architecture with Security Enforcement by High Performance Complete Data-Flow Integrity. <i>IEEE Transactions on Computers</i> , 2021 , 1-1	2.5
4	An Improved Method for Performance Analysis of Generalized Integrated Interleaved Codes. <i>IEEE Communications Letters</i> , 2021 , 1-1	3.8
3	LDPC decoding with locally informed dynamic scheduling based on the law of large numbers. <i>IET Communications</i> , 2022 , 16, 634-648	1.3
2	A low latency traffic sign detection model with an automatic data labeling pipeline. <i>Neural Computing and Applications</i> , 1	4.8
1	An Efficient Reconfigurable Encoder for the IEEE 1901 Standard. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2022 , 1-5	2.6