## Jose G Delgado-Frias

## List of Publications by Year in descending order

[^0]

Asymmetric Crosstalk Harnessed Signaling for Large 3D Routing Integration. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69, 1059-1063.

2 A Crosstalk-Harnessed Signaling Enhancement that Eliminates Common-Mode Encoding. , 2021, , .
2

Asymmetric Crosstalk Harness Signaling for Common Eigenmode Elimination. IEEE Transactions on
Computers, 2021, , 1-1.
Effective Low Leakage 6T and 8T FinFET SRAMs: Using Cells With Reverse-Biased FinFETs, Near-Threshold
4 Operation, and Power Gating. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67,

Online Firmware Functional Validation Scheme Using Colored Petri Net Model. IEEE Transactions on
Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 1532-1545.

MWSCAS Guest Editorial Special Issue Based on the 62nd International Midwest Symposium on Circuits and Systems. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 3249-3250.
5.4

0

An implemented, initialization algorithm for many-dimension, Monte Carlo circuit simulations using
Spice., 2017, , .

Full-VDD and near-threshold performance of 8T FinFET SRAM cells. The Integration VLSI Journal, 2017, 57, 169-183.

9 Firmware functional validation using a Colored Petri Net model. , 2017, , .
1

10 Low-Power and Metallic-CNT-Tolerant CNTFET SRAM Design. , 2017, , 547-565.

## 5.5

A real-time UEFI functional validation tool with behavior Colored Petri Net model. , 2016, , .

14 Near-threshold CNTFET SRAM cell design with removed metallic CNT tolerance. , 2015, , .
3

15 An evaluation of 6T and 8T FinFET SRAM cell leakage currents. , 2014, , .
4
$\begin{array}{ll} & \\ & \text { NOA: A Scal } \\ & 1140-1145 .\end{array}$
23 A superscalar processor for a medium-grain reconfigurable hardware. , 2012, , . ..... 0
Carbon Nanotube SRAM Design With Metallic CNT or Removed Metallic CNT Tolerant Approaches. IEEE
Nanotechnology Magazine, 2012, 11, 788-798.
26 Low power and metallic CNT tolerant CNTFET SRAM design. , 2011, , .8
27 CNTFET gate design with tolerance to metallic CNTs. , 2011, , . ..... 2
28 Performance-power tradeoffs of 8T FinFET SRAM cells. , 2011, , . ..... 4
29 A performance-power evaluation of FinFET flip-flops under process variations. , 2011, , . ..... 0
30 A medium-grain reconfigurable processor organization. , 2011, , . ..... 2
$31 \quad$ FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm. Journal of Systems Architecture, 2010, 56, 116-123.32 A novel analytical model for wormhole switching network on chip with adaptive routing. , 2010, , .2
33 A medium-grain reconfigurable processing unit. , 2010, , . ..... 2
34 Low power SRAM cell design for FinFET and CNTFET technologies. , 2010, , . ..... 16
35 CNTFET SRAM cell design with tolerance to metallic CNTs. , 2010, , . ..... 4
IP Routing table compaction and sampling schemes to enhance TCAM cache performance. Journal of
Systems Architecture, 2009, 55, 61-69.

$38 \quad$| Decreasing energy consumption in address decoders by means of selective precharge schemes. |
| :--- |
| Microelectronics Journal, 2009, 40, 1590-1600. |

39 Performance of CNFET SRAM cells under diameter variation corners. , 2009, , . ..... 8
40 Delay and Energy Analysis of SEU and SET-Tolerant Pipeline Latches and Flip-Flops. IEEE Transactions on
Reducing power in memory decoders by means of selective precharge schemes. Midwest Symposium on Circuits and Systems, 2007, , .
$1.0 \quad 5$

48 Using a Cache Scheme to Detect Misbehaving Nodes in Mobile Ad-Hoc Networks. Networks, 2008 ICON 2008 16th IEEE International Conference on, 2007, , .
55 Preface of Special Issue on VLSI Design and Test. Microelectronic Engineering, 2007, 84, 193.

56 Emergent societies: advanced IT support of crisis relief missions. Artificial Life and Robotics, 2007, 11, 116-122.
1.2

2
NXC05-1: Interleaved Multistage Switching Fabrics for Scalable High Performance Routers. IEEE Global
Telecommunications Conference (GLOBECOM), 2006, , .

58 Schemes for eliminating transient-width clock overhead from SET-tolerant memory-based systems.
IEEE Transactions on Nuclear Science, 2006, 53, 1564-1573.
2.0

27

59 A Shared Self-Compacting Buffer for Network-On-Chip Systems. Midwest Symposium on Circuits and
$1.0 \quad 10$

60 A mesochronous pipelining scheme for high-performance digital systems. IEEE Transactions on
Circuits and Systems Part 1: Regular Papers, 2006, 53, 1078-1088.
$0.1 \quad 10$
61
An Energy-Efficient Differential Flip-Flop for Deeply Pipelined Systems. Midwest Symposium on Circuits
and Systems, 2006, , .
1.0
12

A Reduced Clock Delay Approach for High Performance Mesochronous Pipeline. Midwest Symposium on Circuits and Systems, 2006, , .

High Performance Memory Read Using Cross-Coupled Pull-up Circuitry. Midwest Symposium on
Circuits and Systems, 2006, , .
1.0

5

64 Wave-Pipelining the Global Interconnect to Reduce the Associated Delays. Midwest Symposium on
Circuits and Systems, 2006, , .
$1.0 \quad 3$

65 Performance Analysis of Multipath Data Transmission in Multihop Ad Hoc Networks. , 2006, , .

66 Advanced IT support of crisis relief missions. Journal of Emergency Management, 2006, 4, 29-36.
0.3

10

67 Decoupled dynamic ternary content addressable memories. IEEE Transactions on Circuits and Systems
$0.1 \quad 15$
Part 1: Regular Papers, 2005, 52, 2139-2147.

A VLSI crossbar switch with wrapped wave front arbitration. IEEE Transactions on Circuits and
$0.1 \quad 8$
Systems Part 1: Regular Papers, 2003, 50, 135-141.
.

> A hybrid wave pipelined network router. IEEE Transactions on Circuits and Systems Part 1: Regular
0.1

28

70 A VLSI wrapped wave front arbiter for crossbar switches. , 2001, , .

$$
\begin{aligned}
& 73 \text { A high-performance encoder with priority lookahead. IEEE Transactions on Circuits and Systems Part } \\
& \text { 1: Regular Papers, 2000, 47, 1390-1393. }
\end{aligned}
$$

Elementary function generators for neural-network emulators. IEEE Transactions on Neural Networks, 2000, 11, 1438-1449.

A neuro-emulator with embedded capabilities for generalized learning. Journal of Systems
Architecture, 1999, 45, 1219-1243.

Executing tree routing algorithms on a high-performance pattern associative router. Journal of Systems Architecture, 1998, 44, 849-866.

A CLUSTERING AND GENETIC SCHEME FOR LARGE TSP OPTIMIZATION PROBLEMS. Cybernetics and Systems,
1998, 29, 137-157.

A programmable dynamic interconnection network router with hidden refresh. IEEE Transactions on
Circuits and Systems Part 1: Regular Papers, 1998, 45, 1182-1190.

Sigmoid generators for neural computing using piecewise approximations. IEEE Transactions on
Computers, 1996, 45, 1045-1049.

Software Metrics and Microcode: A Case Study. Journal of Software: Evolution and Process, 1996, 8, 199-224.

A flexible bit-pattern associative router for interconnection networks. IEEE Transactions on Parallel
and Distributed Systems, 1996, 7, 477-485.

A pattern-associative router for interconnection network adaptive algorithms. Lecture Notes in
Computer Science, 1996, , 213-217.

Flexible oblivious router architecture. IBM Journal of Research and Development, 1995, 39, 315-329.
3.1

8

3

SPIN: THE SEQUENTIAL PIPELINED NEUROEMULATOR. International Journal on Artificial Intelligence Tools, 1993, 02, 117-132.

SEMANTIC NETWORK ARCHITECTURES: AN EVALUATION. International Journal on Artificial Intelligence Tools, 1992, 01, 57-83.

Digital neural emulators using tree accumulation and communication structures. IEEE Transactions
on Neural Networks, 1992, 3, 934-950.

ARCHITECTURAL SCHEMES FOR SEMANTIC NETWORKS. , 1992, , 516-540.
o

89 A Dataflow Architecture for AI. , 1991, , 23-32.

Parallel architectures for Al semantic network processing. Knowledge-Based Systems, 1988, 1, 259-265.
7.1

8

94 A dictionary machine emulation on a VLSI computing tree system. , 0, , .

98 Pipelined multipliers for reconfigurable hardware. , 0, , .


[^0]:    Source: https:/|exaly.com/author-pdf/5758727/publications.pdf
    Version: 2024-02-01

